Results 51 to 60 of about 344,673 (275)
A compact and simple structure is designed to create an all-optical XOR logic gate using a two-dimensional, photonic crystal lattice. The structure was implemented using three waveguides connected by two nano-resonators.
Ahmad Mohebzadeh-Bahabady, Saeed Olyaee
doaj +1 more source
Logic gates with ion transistors [PDF]
13 pages; 6 ...
openaire +3 more sources
Function Synthesis Algorithm of RTD-Based Universal Threshold Logic Gate
The resonant tunneling device (RTD) has attracted much attention because of its unique negative differential resistance characteristic and its functional versatility and is more suitable for implementing the threshold logic gate. The universal logic gate
Maoqun Yao+3 more
doaj +1 more source
Sensitivity of a Chaotic Logic Gate
Chaotic logic gates or `chaogates' are a promising mixed-signal approach to designing universal computers. However, chaotic systems are exponentially sensitive to small perturbations, and the effects of noise can cause chaotic computers to fail. Here, we examine the sensitivity of a simulated chaogate to noise and other parameter variations (such as ...
Noeloikeau F. Charlot+1 more
openaire +2 more sources
Complementary Logic Implementation for Antiferromagnet Field-Effect Transistors
In this paper, a compact and complementary logic implementation is proposed for antiferromagnet field-effect transistor (AFMFET) devices. The implementation enables a complete set of Boolean operations based on complementary logic as well as majority ...
Chenyun Pan, Azad Naeemi
doaj +1 more source
Reversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder
Reversible logic is emerging as an important research area having its application in diverse fields such as low power CMOS design, digital signal processing, cryptography, quantum computing and optical information processing.
Begum, Zerina, Islam, Md. Saiful
core +1 more source
Ultrafast all-optical logic gates that accept optical inputs in which wavelength designates bit position within the overall byte are proposed and demonstrated. Four-wave mixing is shown to provide a conditional test function that can be used to construct
Hunziker, Guido+2 more
core +1 more source
A Novel Reconfigurable Sub-0.25-V Digital Logic Family Using the Electron-Hole Bilayer TFET
We propose and validate a novel design methodology for logic circuits that exploits the conduction mechanism and the presence of two independently biased gates (“n-gate” and “p-gate”) of the electron-hole bilayer tunnel field ...
Cem Alper+3 more
doaj +1 more source
All-optical logic gate computing for high-speed parallel information processing
Optical computing and optical neural network have gained increasing attention in recent years because of their potential advantages of parallel processing at the speed of light and low power consumption by comparison with electronic computing.
Shuming Jiao+8 more
doaj +1 more source
Self‐aligned gate transistors are developed with a single‐step dielectric passivation and fine‐tuning of source/drain electrode work function using phosphonic acid self‐assembled monolayers (SAM). This transistor architecture minimizes overlap capacitances and access resistance.
Linqu Luo+16 more
wiley +1 more source