Basic Cells for Reconfigurable Superconducting Kinemonics. [PDF]
Maksimovskaya AA +6 more
europepmc +1 more source
FPGA realization of fractional-order chaotic oscillators using ABM and EFORK methods. [PDF]
Pérez JCN +4 more
europepmc +1 more source
Hyperspectral imaging meets 3D Gaussian Splatting: A novel approach beyond 3D plant morphology. [PDF]
Deng W +5 more
europepmc +1 more source
A Look-Up Table Assisted BiLSTM Neural Network Based Digital Predistorter for Wireless Communication Infrastructure. [PDF]
Al Najjar R, Hammi O.
europepmc +1 more source
Hardware-Efficient Real-Valued Neural Predistorter for Multimode Power Amplifiers. [PDF]
Freire LBC, Schuartz L, Lima EG.
europepmc +1 more source
Design of a low-power RISC-V based intelligent endoscopy detection processor: EndoRISC-V. [PDF]
Anand A, B S, P S, A AA.
europepmc +1 more source
Luteolin Alleviates Vascular Senescence Through Retinoic Acid-Peroxisome Proliferator-Activated Receptor Signaling and Lipid Metabolism Remodeling Combined with Multi-Omics Analysis. [PDF]
Bai H +7 more
europepmc +1 more source
An Energy-Efficient FPGA-Based Real-Time IMDD OFDM-PON Enabled by an Efficient FFT. [PDF]
Zheng Z +6 more
europepmc +1 more source
GCL pruning of PIP3 establishes the soma-germline boundary. [PDF]
Saiduddin M +4 more
europepmc +1 more source
Related searches:
LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016In this paper, we analyze the contents of lookup tables (LUTs) of distributed arithmetic (DA)-based block least mean square (BLMS) adaptive filter (ADF) and based on that we propose intra-iteration LUT sharing to reduce its hardware resources, energy consumption, and iteration period.
Basant Kumar Mohanty, Pramod Kumar Meher
exaly +3 more sources

