Results 11 to 20 of about 4,133,040 (316)
Identification of Multi-Core Interference [PDF]
The CAST-32A provides some guidelines to help certify multi-core-based systems in the avionics domain. One major requirement is to compute all the potential interference and to provide adequate mitigation means. In this paper, we compare two approaches to identify the interference: the initiator-target and the Phylog models.
Frédéric Boniol +2 more
openaire +1 more source
Multi-core Symbolic Bisimulation Minimisation [PDF]
We introduce parallel symbolic algorithms for bisimulation minimisation, to combat the combinatorial state space explosion along three different paths. Bisimulation minimisation reduces a transition system to the smallest system with equivalent behaviour.
Tom van Dijk, Jaco van de Pol
openaire +2 more sources
A Flexible Heterogeneous Multi-Core Architecture [PDF]
Peer ...
Pericàs Gleim, Miquel +5 more
openaire +3 more sources
Multi-core On-The-Fly Saturation [PDF]
Saturation is an efficient exploration order for computing the set of reachable states symbolically. Attempts to parallelize saturation have so far resulted in limited speedup. We demonstrate for the first time that on-the-fly symbolic saturation can be successfully parallelized at a large scale. To this end, we implemented saturation in Sylvan’s multi-
Dijk, Tom van +2 more
openaire +3 more sources
Neural Simulations on Multi-Core Architectures [PDF]
Neuroscience is witnessing increasing knowledge about the anatomy and electrophysiological properties of neurons and their connectivity, leading to an ever increasing computational complexity of neural simulations. At the same time, a rather radical change in personal computer technology emerges with the establishment of multi-cores: high-density ...
Eichner, H., Klug, T., Borst, A.
openaire +4 more sources
BPCM: A Flexible High-Speed Bypass Parallel Communication Mechanism for GPU Cluster
With the increasing complexity of computational tasks faced by artificial intelligence technology, the scale of machine learning models continues to expand, and the data volume and frequency of parameter synchronization also increase. This will cause the
Mingjie Wu, Qingkui Chen, Jingjuan Wang
doaj +1 more source
A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures [PDF]
Power consumption in Complementary Metal Oxide Semiconductor (CMOS) technology has escalated to a point that only a fractional part of many-core chips can be powered-on at a time.
Emmannuel Ofori-Attah +2 more
doaj +1 more source
A Wideband Fast Start-Up Multi-Core VCO With Auto-Frequency Control in 0.18 μm CMOS
A 2.8 – 4.6 GHz wideband multi-core VCO with a fast start-up scheme is presented in this brief. The proposed multi-core VCO uses a successive approximation register based auto frequency control (SAR-AFC) loop with the embedded 2/3 Judge to ensure ...
Yao Li, Bo Zhou, Zuhang Wang
doaj +1 more source
To mitigate the ever worsening “Power wall” and “Memory wall” problems, multi-core architectures with multi-level cache hierarchies have been widely accepted in modern processors.
Ming Ling +3 more
doaj +1 more source
Multi-core architectures and streaming applications [PDF]
In this paper we focus on algorithms and reconfigurable multi-core architectures for streaming digital signal processing (DSP) applications. The multi-core concept has a number of advantages: (1) depending on the requirements more or fewer cores can be switched on/off, (2) the multi-core structure fits well to future process technologies, more cores ...
Smit, Gerard J.M. +3 more
openaire +2 more sources

