Results 21 to 30 of about 2,094 (182)
A grid frequency estimation method based on moving average filter half-tangent phase-locked loop
Diance yu yibiaoThis paper proposes a half-tangent phase-locked loop (HTan-PLL) with a moving average filter (MAF) for estimating grid frequency. The proposed PLL utilizes a half-tangent phase detector (PD) and introduces MAF into the phase-locked loop to address ...
WANG Wenguo, ZHANG Ben
doaj +1 more source
Design of wind power grid-connected monitoring system based on DSP data collection
Nantong Daxue xuebao. Ziran kexue ban, 2022 Distributed new energy power generation is highly valued for avoiding energy consumption caused by long distance transmission. As a grid-accessed supporting product, grid-connected controllers enjoy a large market demand.Based on the grid-accessed ...
ZHU Jianhong, GU Juping, REN Haofeng, CHEN Zeyu
doaj +1 more source
Radar Waveform Generator with Fuzzy Frequency Regulation [PDF]
International Journal of Telecommunications: The Phase-Locked Loop (PLL) is a common functional component in many electrical systems. Phase-locked loops (PLLs) are closed-loop feedback-driven devices producing a signal depending on the frequency and phase of reference sig-nal that comes in.
Ahmed Salem +2 more
doaj +1 more source
FPGA implementation of impedance-compensated phase-locked loop for HVDC converters
The Journal of Engineering, 2018 The phase-locked loop (PLL) plays a key role in HVDC systems. Recently, a new type of PLL called the impedance-compensated phase-locked loop (IC-PLL) was introduced to compensate for the voltage drop across the AC network's Thevenin impedance, making the
Yue Yi +2 more
doaj +1 more source
Laser &Photonics Reviews, EarlyView.This work demonstrates a high‐fidelity stability transfer from an optical reference to a high‐repetition‐rate microcomb using a mode‐locked laser bridge. By employing electro‐optic sampling timing detection, femtosecond‐level synchronization and 10−18‐level fractional frequency stability are achieved.
Changmin Ahn +4 more
wiley +1 more source
IEEE Access, 2020 This paper reports a millimeter (mm)-wave type-II dual-loop phase-locked loop (PLL) with low-power and low-complexity design for improving jitter-power performance and power efficiency.
Zunsong Yang +4 more
doaj +1 more source
IEEJ Transactions on Electrical and Electronic Engineering, EarlyView.Japan is pursuing power source decarbonization and is thus reducing fuel‐based thermal power generation while promoting renewable energy resource use. Given the expected power fluctuations, this transition will require novel voltage management and control methods.
Satoshi Uemura +2 more
wiley +1 more source
Design of a fast-acquisition phase-locked loop for frequency control systems
Dianzi Jishu YingyongPhase-locked loop (PLL) is a negative feedback control system that can achieve phase synchronization of two signals. Its filtering effect can make its passband narrow, and its output frequency automatically track the input frequency.
Chang Jian +4 more
doaj +1 more source
High Voltage, EarlyView.ABSTRACT The stability analysis of Line Commutated Converter High Voltage Direct Current (LCC‐HVDC) is of considerable engineering importance. Establishing its analytical mathematical model helps to analyse stability and the factors that affect stability of the system.
Juanjuan Wang +6 more
wiley +1 more source
IEEE Access, 2020 The phase-locked loop of grid-connected inverters affects their output impedance characteristics and stability. Based on the NPC, three-level LCL grid-connected inverter, this article first analyzes the frequency characteristics of the improved moving ...
Wei Luo, Dafang Wei, Jianguo Jiang
doaj +1 more source