Results 221 to 230 of about 60,987 (263)
Some of the next articles are maybe not open access.
F-RISC/I: fast reduced instruction set computer with GaAs (H) MESFET implementation
[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2002F-RISC/I is a monolithic GaAs microprocessor with a seven stage pipeline implemented with SBFL standard cells. It is targeted at a clock rate of 400 MHz with a CPI of 1.45. The impacts of GaAs technology on system architecture, CPU architecture, circuit level optimization, implementation, performance, and testing of F-RISC/I are discussed.
John F. McDonald +3 more
openaire +2 more sources
Reduced Instruction Set Computers — Grundprinzipien einer neuen Prozessorarchitektur
1986Der Begriff “Reduced Instruction Set Computer” (RISC) fur eine Prozessorarchitektur auf der Basis stark vereinfachter, auf das Notwendigste reduzierter Befehlssatze wurde Anfang der 80er Jahre von David Patterson (University of California, Berkeley) gepragt, nachdem im IBM Forschungszentrum in Yorktown Heights schon einige Jahre an einer ...
openaire +2 more sources
Molecular imaging in oncology: Current impact and future directions
Ca-A Cancer Journal for Clinicians, 2022Martin G Pomper, Steven P Rowe
exaly
Emerging 2D Memory Devices for In‐Memory Computing
Advanced Materials, 2021Jun He, Ruiqing Cheng, Qisheng Wang
exaly
2D Material Based Synaptic Devices for Neuromorphic Computing
Advanced Functional Materials, 2021Chao Zhu, Fucai Liu, Zheng Liu
exaly
, 1999 Dynamical memristors for higher-complexity neuromorphic computing
Nature Reviews Materials, 2022Suhas Kumar +2 more
exaly
IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2013
Waqar Hussain +3 more
semanticscholar +1 more source
Waqar Hussain +3 more
semanticscholar +1 more source