Results 201 to 210 of about 13,809 (235)

Podpora RISC-V v MSIMu

2023
In this thesis we have added support for RISC-V into the MSIM emulator. MSIM supported only the MIPS R4000 as a CPU, and has been used for teaching the Operating systems course. This project redesigns MSIM to support multiple CPU architectures and adds an implementation of a RISC-V CPU. RISC-V as an architecture provides a basic instruction set as well
openaire   +1 more source

Automotive RISC-V Collaboration

New Electronics, 2021
openaire   +1 more source

Confidential Computing on RISC-V

Getting confidential computing right is a tough challenge. Other architectures already tried in the past to introduce mechanisms for providing confidentiality guarantees, and in many cases failed. On RISC-V the Confidential Computing SIG, under the Security HC, is working on two specifications for providing confidentiality guarantees for VMs/TEEs and ...
openaire   +1 more source

A High-Performance Domain-Specific Processor With Matrix Extension of RISC-V for Module-LWE Applications

IEEE Transactions on Circuits and Systems I: Regular Papers, 2022
Yifan Zhao, Ruiqi Xie, Guozhu Xin
exaly  

Emoji shellcoding in RISC-V

2023 IEEE Security and Privacy Workshops (SPW), 2023
Hadrien Barral, Georges-Axel Jaloyan, David Naccache   +2 more
openaire   +1 more source

RISC-V SOC Verification

New Electronics, 2021
openaire   +1 more source

CORDIC Accelerator for RISC-V

2021 29th Telecommunications Forum (TELFOR), 2021
Recep Onur Yildiz, Ayse Yilmazer-Metin
openaire   +1 more source

Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications

Transactions on Architecture and Code Optimization, 2023
, Oscar Palomar, Osman S Unsal
exaly  

Model procesoru RISC-V

The number of application specific instruction set processors is rapidly increasing, because of increased demand for low power and small area designs. A lot of new instruction sets are born, but they are usually confidential. University of California in Berkeley took an opposite approach. The RISC-V instruction set is completely free.
openaire   +1 more source

A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications

IEEE Transactions on Emerging Topics in Computing, 2022
Marco Cococcioni, Federico Rossi, Emanuele Ruffaldi   +2 more
exaly