Results 1 to 10 of about 114,741 (276)
Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism [PDF]
Soft error has increasingly become a critical concern for SRAM-based field programmable gate arrays (FPGAs), which could corrupt the configuration memory that stores configuration data describing the custom-designed circuit architecture. To mitigate this
Yu Xie +3 more
doaj +3 more sources
Hybrid Lockstep Technique for Soft Error Mitigation
This work presents the evaluation of a new dual-core lockstep hybrid approach aimed to improve the fault tolerance in microprocessors. Our approach takes advantage of modern multicore processor resources to combine software-based lockstep with a custom hardware observer.
M. Pena-Fernandez +7 more
openaire +5 more sources
Survey of Soft Error Mitigation Techniques Applied to LEON3 Soft Processors on SRAM-Based FPGAs
Soft-core processors implemented in SRAM-based FPGAs are an attractive option for applications to be employed in radiation environments due to their flexibility, relatively-low application development costs, and reconfigurability features enabling them ...
Server Kasap +4 more
doaj +2 more sources
A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories
Non-volatile memories (NVMs) offer superior density and energy characteristics compared to the conventional memories; however, NVMs suffer from severe reliability issues that can easily eclipse their energy efficiency advantages. In this paper, we survey
Sparsh Mittal
doaj +2 more sources
Machine learning based adaptive soft error mitigation efficiency
This work presents a novel adaptive framework for soft error mitigation in space-based systems, designed to resolve the fundamental conflict between system performance and radiation protection.
Nicholas Maurer, Mohammed Abdallah
doaj +2 more sources
An Evolutionary Approach to the Soft Error Mitigation Technique for Cell-Based Design
In this paper, we present a soft error mitigation algorithm that searches for the proper gate sizes within constrained gate-level designs. The individual gate sizing has an impact on the former optimization results and degrades the quality of the ...
PARK, J. K., KIM, J. T.
doaj +2 more sources
Soft error mitigation techniques for future chip multiprocessors
The sustained drive to downsize the transistors has reached a point where device sensitivity against transient faults due to neutron and alpha particle strikes a.k.a soft errors has moved to the forefront of concerns for next-generation designs. Following Moore's law, the exponential growth in the number of transistors per chip has brought tremendous ...
Gaurang Upasani
openaire +5 more sources
Robust C-element design for soft-error mitigation
C-element is a widely used component in soft-error tolerant designs to construct a robust soft-tolerant mechanism; however, C-element itself is not a robust device.
I-Chyn Wey +4 more
openaire +3 more sources
Analysis of Kernel Redundancy for Soft Error Mitigation on Embedded GPUs
The use of state-of-the-art commercial processors such as graphical processing units (GPUs) is becoming increasingly common in the New Space industry to ensure high performance and power efficiency. However, commercial GPUs are not designed to operate in
A. Serrano-Cases +4 more
semanticscholar +1 more source
Deep neural networks (DNNs) are being incorporated in resource-constrained IoT devices, which typically rely on reduced memory footprint and low-performance processors. While DNNs’ precision and performance can vary and are essential, it is also vital to
Geancarlo Abich +4 more
semanticscholar +1 more source

