Results 121 to 130 of about 2,469,367 (147)

Roadmap towards personalized approaches and safety considerations in non-ionizing radiation: from dosimetry to therapeutic and diagnostic applications. [PDF]

open access: yesPhys Med Biol
Laakso I   +26 more
europepmc   +1 more source
Some of the next articles are maybe not open access.

Related searches:

Nanoprobing on the SRAM static noise margin (SNM) soft fail analysis

2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016
As the semiconductor technology continues to scale, the stability and performance of embedded SRAM are growing concerns during the design and analysis stages. Maintaining an acceptable Static Noise Margin (SNM) in the embedded SRAM while scaling the minimum feature size and supply voltage of the integrated circuit (IC) becomes increasingly challenging.
C. Q. Chen   +7 more
openaire   +3 more sources

The demonstrations and discussion for static/read/write noise margin (SNM/RNM/WNM) via Nanoprobing to SRAM FA applications

2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2015
Nanoprobing techniques have become standard analytical way for real-world device analysis in the modern semiconductor FA lab. The four or six probing of Static noise margin (SNM) and Read noise margin (RNM) could be useful for the SRAM FA. It can justify soft fail and marginal fail to single-bit failure.
null LiLung Lai   +3 more
openaire   +3 more sources

Static Noise Margin Analysis of 8T TFET SRAM Cells Using a 2D Compact Model Adapted to Measurement Data of Fabricated TFET Devices

open access: yes, 2017
In this paper a static noise margin (SNM) analysis is done for an 8T SRAM cell build up with complementary tunnel-FETs (TFETs). The simulations are done with the help of a Verilog-A implemented 2D DC compact model for a double-gate (DG) TFET, published ...
Qing-Tai Zhao   +2 more
exaly   +2 more sources

Correction of SNM (Static Noise Margin) of SRAM Using BTI (Bias Temperature Instability) Sensor

INROADS- An International Journal of Jaipur National University, 2018
The continuous scaling of CMOS (Complementary Metal-Oxide-semiconductor) technology exponentially increases the power density per unit area (means temperature) and other effects such as lifetime reliability. Bias temperature instability (BTI) is the serious effect which originates due to scaling of MOS, the effect of BTI on the design of SRAM (Static ...
Neeraj Kumar   +2 more
openaire   +1 more source

The Static Noise Margin (SNM) of Quaternary SRAM using Quantum SWS-FET

International Journal of High Speed Electronics and Systems
Static random-access memory (SRAM) is an essential component in the architecture of modern microprocessors and VLSI circuits. The problems of high power consumption, large area, circuit complexity, and data stability against noise are among the most important indicators of performance and obstacles to the current use of SRAM.
B. Saman, E. Heller, F. C. Jain
openaire   +1 more source

Home - About - Disclaimer - Privacy