Threshold-Voltage Modulation and N<sub>2</sub>O Plasma Passivation for Enhanced Retention and Memory Window in Capacitorless 2T0C DRAM Oxide Thin-Film Transistors. [PDF]
Yang C, Lee M, Han J, Nam S.
europepmc +1 more source
A Stepped-Spacer FinFET Design for Enhanced Device Performance in FPGA Applications. [PDF]
Zareiee M, Mehrad M, Tawfik A.
europepmc +1 more source
3-Levels Vertically Stacked Si Nanosheet GAA pFETs with Low-Temperature Interface Treatment for Cryogenic Application. [PDF]
Qian L +6 more
europepmc +1 more source
TCAD Simulation of STI Depth and SiO<sub>2</sub>/Silicon Interface Trap Modulation Effects on Low-Frequency Noise in HZO-Based Nanosheet FETs. [PDF]
Lee W, Lee J.
europepmc +1 more source
Characterization and understanding of subthreshold swing of Si MOSFETs at cryogenic temperatures
openaire +1 more source
Buried-Gate Flexible CNT FET with HZO Dielectric on Mica Substrate. [PDF]
Li H +5 more
europepmc +1 more source
<i>Ab initio</i> quantum transport investigation of Sub-3 nm β-InSe transistors for future high-performance nanoelectronics. [PDF]
Ghafoor M +7 more
europepmc +1 more source
Design and analysis of NC-FinFET using Pb(Zr<sub>y</sub>Ti<sub>1-y</sub>)O<sub>3</sub> under high ionising radiations. [PDF]
Tripathi SL +4 more
europepmc +1 more source
Demonstration of TFTs 3D monolithically integrated on GaN HEMTs using cascode configuration with high breakdown voltage (> 1900 V). [PDF]
Wu TL +5 more
europepmc +1 more source
Study of Dielectric-Modulated Buried Source Horizontally Double-Gate TFET-Based Biosensors. [PDF]
Yang J +7 more
europepmc +1 more source

