Results 201 to 210 of about 672 (251)
Some of the next articles are maybe not open access.

0.18um low voltage 12-bit successive-approximation-register analog-to-digital converter (SAR ADC)

2011 3rd Asia Symposium on Quality Electronic Design (ASQED), 2011
This paper presents a 0.18um process Successive-Approximation Register Analog-to-Digital Converter (SAR ADC) design that can operate at a low voltage of minimum 1.4V across process corners and temperature with the power consumption of less than 100uW. The design comprises three main blocks namely a fully differential latched comparator, binary-weighted
exaly   +2 more sources

The Development of Successive Approximation Register for SAR ADC

2024 Conference of Young Researchers in Electrical and Electronic Engineering (ElCon)
Kristina D. Pepelyaeva   +1 more
exaly   +2 more sources

A flash assisted dynamic range segmented successive approximation register (SAR) analog to digital converter

2017 International Conference on Circuits, System and Simulation (ICCSS), 2017
A new SAR ADC design is presented in this paper, which applies a flash ADC for the segmentation of its dynamic range. An n bit flash component of the proposed ADC divides the dynamic range into 2n segments. Each of these segments are further resolved by finer SAR ADCs.
Sounak Roy   +3 more
openaire   +1 more source

Design and Optimization of a Low-Power Comparator for a 10-Bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for General-Purpose Applications

2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE)
Tejas M P, null Venkateshappa
exaly   +2 more sources

Design of Low Power and High Precision Successive Approximation Register Analog-to-Digital Converter (SAR-ADC) Based on Piecewise Capacitance and Calibration Technique

Journal of Nanoelectronics and Optoelectronics, 2020
This paper presents a charge redistributed successive approximation register analog-to-digital converter (SAR ADC). Compared with the traditional Digital-Analog Convertor (DAC), the power consumption of the DAC scheme is reduced by 90%, the area is reduced by 60%.
Sheng-Biao An   +4 more
openaire   +1 more source

A new 13-bit 100MS/s full differential successive approximation register analog to digital converter (SAR ADC) using a novel compound R-2R/C structure

2017 IEEE 4th International Conference on Knowledge-Based Engineering and Innovation (KBEI), 2017
A novel and reliable high-resolution and high-speed SAR ADC is presented in this paper. In the proposed article, a new compound R-2R/C structure is utilized in order to achieve both high-resolution and high-speed SAR ADC simultaneously. As simulation results verify that, at 1.8 V and 100 MS/s sampling rate with a Nyquist input, the ADC achieves an SNDR
Sina Mahdavi, Esmail Ghadimi
openaire   +1 more source

Analysis and Investigation on Time Interleaved Successive Approximation Register Analog to Digital Converter (TI-SAR ADC)- Cutting Edge Progress

International Journal of Electrical Engineering and Computer Science
Signals are converted, processed and transmitted digitally exploiting the limitations of the sensory organs of humans, approximating their speech, image and videos but the real world is analog. Interfacing analog and digital systems is necessary to fully leverage the power of digital computation.
Aditya Pradeep Atre   +2 more
openaire   +1 more source

NOISE-SHAPING SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTER

2022
TRIPATHI PRATEEK   +3 more
openaire   +2 more sources

Home - About - Disclaimer - Privacy