Design and simulation of an innovative CMOS ternary 3 to 1 multiplexer and the design of ternary half adder using ternary 3 to 1 multiplexer
Ternary
ternary
The Ternaries
TERNARY MEMORY CELL AND TERNARY MEMORY CELL ARRANGEMENT