Results 111 to 120 of about 30,856 (159)
Field-Programmable Gate Array (FPGA)-Based Lock-In Amplifier System with Signal Enhancement: A Comprehensive Review on the Design for Advanced Measurement Applications. [PDF]
Sensors (Basel)Galaviz-Aguilar JA +3 more
europepmc +1 more source
Some of the next articles are maybe not open access.
VHDL-A: analog extension to VHDL
Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit, 2002VHDL is an IEEE standardized language for the description and simulation of digital circuits and systems. Originally developed in the early 1980s, VHDL has achieved great success in electronic design automation, and is emerging as an indispensable tool to deal with complex ASIC system design.
R. Shi +4 more
openaire +2 more sources
Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, 2002
Previously, the authors (Proc. Euro. Design Automat. Conf., pp. 680-681, 1992) defined how the concept of synchronous design can be mapped to VHDL descriptions. Now, they present a set of rules, such that, if respected, the VHDL description is synchronous. They then extend the strict notion of synchronism to circuits that can be resynchronized assuming
Philippe Oddo, Alain Debreil
openaire +3 more sources
Previously, the authors (Proc. Euro. Design Automat. Conf., pp. 680-681, 1992) defined how the concept of synchronous design can be mapped to VHDL descriptions. Now, they present a set of rules, such that, if respected, the VHDL description is synchronous. They then extend the strict notion of synchronism to circuits that can be resynchronized assuming
Philippe Oddo, Alain Debreil
openaire +3 more sources
VHDL/S — integrating statecharts, timing diagrams, and VHDL
Microprocessing and Microprogramming, 1993Abstract VHDL/S, the language being developed and employed in the FORMAT project, integrates VHDL, temporal logic, and, as graphical formalisms, timing diagrams and state based specifications into a single framework for specification and verification of reactive behaviour, in particular on the system level.
Rainer Schlör +4 more
openaire +2 more sources
OO-VHDL. Object-oriented extensions to VHDL
Computer, 1995Object-oriented extensions to hardware description languages let engineers model systems at a higher level of abstraction, thus helping them manage design complexity and maximize component reuse. OO-VHDL, the object-oriented extension of VHDL that we describe in this article, supports the VHDL computation model and the reactive computation model within
B. Covnot, S. Swamy, A. Molin
openaire +2 more sources
IEEE Design & Test of Computers, 1986
The VHSIC hardware description language (or VHDL) provides a standard textual means of description for hardware components at abstraction levels ranging from the logic gate level to the digital system level. It provides precise syntax and semantics for these hardware components, enabling design transfer both within and among organizations. The language
Erich Marschner +2 more
openaire +2 more sources
The VHSIC hardware description language (or VHDL) provides a standard textual means of description for hardware components at abstraction levels ranging from the logic gate level to the digital system level. It provides precise syntax and semantics for these hardware components, enabling design transfer both within and among organizations. The language
Erich Marschner +2 more
openaire +2 more sources
VHDL 1076.1-analog and mixed-signal extensions to VHDL
Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition, 1997This presentation provides an overview of the 1076.1 effort to extend the well established VHDL language to support the description and simulation of continuous and mixed continuous/discrete systems. It begins with a brief history of the effort. That is followed by an overview of the foundations: the design objectives, the base VHDL 1076 language, and ...
Ernst Christen, Kenneth Bakalar
openaire +2 more sources
IEEE Design & Test of Computers, 2001 Provides a brief overview of VHDL-related standards. The IEEE approved the original VHDL standard (IEEE Std 1076) in 1987, then revised and significantly enhanced it in 1993. In 2000, an interim edition added concurrency control features for shared variables. The new features, called protected types, are based on the idea of monitors seen in concurrent
openaire +1 more source
IEEE Design & Test of Computers, 1986
The goals of the very high speed integrated circuit (or VHSIC) program are to reduce IC design time and effectively insert VHSIC technology into military systems. These goals, indicating the need for a standard means of communication to stream-line advanced digital design and documentation, motivated the development of a hardware description language ...
Anthony Gadient, Allen Dewey
openaire +2 more sources
The goals of the very high speed integrated circuit (or VHSIC) program are to reduce IC design time and effectively insert VHSIC technology into military systems. These goals, indicating the need for a standard means of communication to stream-line advanced digital design and documentation, motivated the development of a hardware description language ...
Anthony Gadient, Allen Dewey
openaire +2 more sources
IEEE Design & Test of Computers, 1986
The hardware and software communities have reviewed VHDL extensively throughout its conception and development. This follows the 1970s example set during development of the Ada programming language. Analysis of language, like one's preference in clothing, is subjective.
L.F. Saunders, J.D. Nash
openaire +2 more sources
The hardware and software communities have reviewed VHDL extensively throughout its conception and development. This follows the 1970s example set during development of the Ada programming language. Analysis of language, like one's preference in clothing, is subjective.
L.F. Saunders, J.D. Nash
openaire +2 more sources