Copper-filled through wafer vias with very low inductance
Signal Integrity Analysis Between Continuous Vias and Indirect Vias on RDL Circuits