Results 11 to 20 of about 73,618 (259)
Design and implementation of partial dynamically reconfigurable FPGA process scheduling
Dianzi Jishu Yingyong, 2023 In view of the diverse edge computing requirements of the 6G era, reconfigurable technology based on FPGAs can achieve lower latency and provide diversified services.
Qian Hongwen +5 more
doaj +1 more source
REFRESH FPGAs: Sustainable FPGA Chiplet Architectures
Proceedings of the 14th International Green and Sustainable Computing Conference, 2023 There is a growing call for greater amounts of increasingly agile computational power for edge and cloud infrastructure to serve the computationally complex needs of ubiquitous computing devices. Thus, an important challenge is addressing the holistic environmental impacts of these next-generation computing systems.
Peipei Zhou 0001 +8 more
openaire +2 more sources
Effects of FPGA architecture on FPGA routing [PDF]
Proceedings of the 32nd ACM/IEEE conference on Design automation conference - DAC '95, 1995 Although many traditional Mask Programmed Gate Array (MPGA) algorithms can be applied to FPGA routing, FPGA architectures impose critical constraints and provide alternative views of the routing problem that allow innovative new algorithms to be applied.
openaire +1 more source
DP‐FPGA: An FPGA Architecture Optimized for Datapaths [PDF]
VLSI Design, 1996 This paper presents a new Field‐Programmable Gate Array (FPGA) architecture which reduces the density gap between FPGAs and Mask‐Programmed Gate Arrays (MPGAs) for datapath oriented circuits. This is primarily achieved by operating on data as a number of identically programmed four‐bit slices.
Cherepacha, Don, Lewis, David
openaire +2 more sources
A framework for FPGA functional units in high performance computing [PDF]
, 2010 FPGAs make it practical to speed up a program by defining hardware functional units that perform calculations faster than can be achieved in software. Specialised digital circuits avoid the overhead of executing sequences of instructions, and they make
O'Donnell, J.T. +3 more
core +1 more source
A High speed data link optimization for digitalized transfer to processing FPGA [PDF]
EPJ Web of Conferences, 2021 State-of-the-art arrays of detectors, that require digital processing, may have a sizeable number of digitalized signal links. This is the case in several experimental nuclear physics instruments.
Collado J., Gonzalez V., Gadea A.
doaj +1 more source
FPGA-Based Realization of Self-Optimizing Drive-Controllers [PDF]
, 2009 Paiz C, Hagemeyer J, Pohl C, et al. FPGA-Based Realization of Self-Optimizing Drive-Controllers. In: IEEE Industrial Electronics Society, Institute of Electrical and Electronics Engineers, Keisoku-jidō-seigyō-gakkai, Universidade do Porto, eds.
Keisoku-jidō-seigyō-gakkai +19 more
core +2 more sources
FPGA Implementation of a General Space Vector Approach on a 6-Leg Voltage Source Inverter [PDF]
, 2011 A general algorithm of a Space Vector approach is implemented on a 6-leg VSI controlling a PM synchronous machine with three independent phases. In this last case, the necessity of controlling the zero-sequence current motivates the choice of a special ...
COLAS, Frédéric +13 more
core +1 more source
Caffeinated FPGAs: FPGA framework For Convolutional Neural Networks [PDF]
2016 International Conference on Field-Programmable Technology (FPT), 2016 Convolutional Neural Networks (CNNs) have gained significant traction in the field of machine learning, particularly due to their high accuracy in visual recognition. Recent works have pushed the performance of GPU implementations of CNNs to significantly improve their classification and training times.
Roberto DiCecco +5 more
openaire +2 more sources
Implementation and applications of tri-state self organising maps on FPGA [PDF]
, 2012 This is the post-print version of the Article. The official published version can be accessed from the link below - Copyright @ 2012 IEEEThis paper introduces a tri-state logic self-organizing map (bSOM) designed and implemented on a field programmable ...
Meng, Hongying +7 more
core +1 more source