Results 171 to 180 of about 557 (199)
Spiking Neural Networks in Imaging: A Review and Case Study. [PDF]
Voudaskas M +4 more
europepmc +1 more source
Abstract Imagers operating in the visible to near‐infrared (NIR) range play an important role in applications such as industrial sorting, security surveillance, and autonomous driving. However, conventional imaging technologies based on silicon and III–V semiconductors suffer from several limits, including restricted spectral range, high fabrication ...
Xin Hong +4 more
wiley +1 more source
Photonic-electronic integrated circuit-based coherent LiDAR engine. [PDF]
Lukashchuk A +10 more
europepmc +1 more source
IMPACT: In-Memory ComPuting Architecture based on Y-FlAsh Technology for Coalesced Tsetlin machine inference. [PDF]
Ghazal O +5 more
europepmc +1 more source
Transparent conductive oxides as a material platform for a realization of all-optical photonic neural networks. [PDF]
Gosciniak J, Khurgin JB.
europepmc +1 more source
Light-induced negative differential resistance and neural oscillations in neuromorphic photonic semiconductor micropillar sensory neurons. [PDF]
Jacob B +4 more
europepmc +1 more source
High-order dynamics in an ultra-adaptive neuromorphic vision device. [PDF]
Xu J +11 more
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
A design for testability approach for nano-CMOS analogue integrated circuits
International Journal of Electronics, 2013Dependability requirements must be considered from the beginning when designing safety-critical systems. Therefore, testing should even be considered earlier, intertwined with the design process. The process of designing for better testability is called design for testability (DfT).
Belgacem Hamdi +2 more
exaly +2 more sources
Robust design of low power CMOS analogue integrated circuits
IEE Proceedings - Circuits, Devices and Systems, 2001As feature sizes move into the deep submicron ranges and power supply voltages are reduced, the effect of both device mismatch and inter-die process variations on the performance and reliability of analogue integrated circuits is magnified. The statistical MOS (SMOS) model accounts for both inter-die and intra-die variations.
T.B. Tarim, M. Ismail
openaire +1 more source
2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018
In this work we present a fully-analogue Duty-Cycle Corrector (DCC) based on a closed-loop circuit topology operating a continuous-time 50% duty-cycle regulation of the generated output clock signal. In particular, a suitable feedback sub-system detects the duty-cycle values of the input and output clock signals and provides a corresponding control ...
De Marcellis A., Faccio M., Palange E.
openaire +1 more source
In this work we present a fully-analogue Duty-Cycle Corrector (DCC) based on a closed-loop circuit topology operating a continuous-time 50% duty-cycle regulation of the generated output clock signal. In particular, a suitable feedback sub-system detects the duty-cycle values of the input and output clock signals and provides a corresponding control ...
De Marcellis A., Faccio M., Palange E.
openaire +1 more source

