Results 251 to 260 of about 7,600,943 (308)
Diamond CMOS technologySome of the next articles are maybe not open access.
Related searches:
Related searches:
Quantum computing with CMOS technology
2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021Quantum computing is poised to be the innovation driver of the next decade. Its information processing capabilities will radically accelerate drug discovery, improve online security, or even boost artificial intelligence [1]. Building a quantum computer promises to have a major positive impact in society, however building the hardware that will enable ...
openaire +2 more sources
CMOS technology trends and economics
IEEE Micro, 1992CMOS has become the mainstream IC technology. Extending well into the sub-0.1- mu m regime, its potential provides enormous chip complexities for integration of complete systems on one chip. A number of general trends in the development and manufacturing of CMOS technologies and ICs are discussed.
Armin W. Wieder, Franz Neppl
openaire +2 more sources
Microelectronics Reliability, 2002
This paper presents a high performance RF CMOS technology with a complete portfolio of RF andbase band components for single-chip systems. Using an optimized0.13 lm CMOS topology, fT of 86 GHz and fmax of 73 GHz are obtained, in addition to a NFmin of 1.5 dB without ground-shielded signal pad.
Chun-Yen Chang 0002 +4 more
openaire +1 more source
This paper presents a high performance RF CMOS technology with a complete portfolio of RF andbase band components for single-chip systems. Using an optimized0.13 lm CMOS topology, fT of 86 GHz and fmax of 73 GHz are obtained, in addition to a NFmin of 1.5 dB without ground-shielded signal pad.
Chun-Yen Chang 0002 +4 more
openaire +1 more source
A perspective on CMOS technology trends
Proceedings of the IEEE, 1986Integrated circuit technology continues to evolve at a rapid pace, driven by the requirements of new applications for electronics of higher performance at ever lower cost. The attributes of CMOS technology in a ULSI environment are an ideal match to these requirements; thus CMOS is becoming the ubiquitous integrated circuit technology. The main feature
William C. Holton, Ralph K. Cavin III
openaire +1 more source
IBM Journal of Research and Development, 2000
The performance of integrated circuits has been improving exponentially for more than thirty years. During the next decade, the industry must overcome several technological challenges to sustain this remarkable pace of improvement. Challenges in lithography, transistor scaling, interconnections, circuit families, computer memory, and circuit design are
openaire +2 more sources
The performance of integrated circuits has been improving exponentially for more than thirty years. During the next decade, the industry must overcome several technological challenges to sustain this remarkable pace of improvement. Challenges in lithography, transistor scaling, interconnections, circuit families, computer memory, and circuit design are
openaire +2 more sources
1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1981
This paper will report on a bulk CMOS technology based on HMOS, affording such features as high resistivity P substrate diffused wells and 2μm channel length N and P channel devices. A 4K static RAM test vehicle using this approach has demonstrated 25ns access time and microwatt standby power.
K. Yu +4 more
openaire +1 more source
This paper will report on a bulk CMOS technology based on HMOS, affording such features as high resistivity P substrate diffused wells and 2μm channel length N and P channel devices. A 4K static RAM test vehicle using this approach has demonstrated 25ns access time and microwatt standby power.
K. Yu +4 more
openaire +1 more source
1998 IEEE International Reliability Physics Symposium Proceedings 36th Annual (Cat No 98CH36173) RELPHY-98, 1998
This paper is a review of the latchup phenomena in past and present CMOS technologies. Both static and transient characterization techniques are described, as well as process related solutions and layout ground rule constraints. Technology scaling implications are discussed in the context of latchup holding voltage/current and minimum N/sup +/ to P/sup
M.J. Hargrove +5 more
openaire +1 more source
This paper is a review of the latchup phenomena in past and present CMOS technologies. Both static and transient characterization techniques are described, as well as process related solutions and layout ground rule constraints. Technology scaling implications are discussed in the context of latchup holding voltage/current and minimum N/sup +/ to P/sup
M.J. Hargrove +5 more
openaire +1 more source
Variability in nanoscale CMOS technology
Science China Information Sciences, 2011Moore’s Law technology scaling has improved VLSI performance by five orders of magnitude in the last four decades. As advanced technologies continue the pursuit of Moore’s Law, a variety of challenges will need to be overcome. One of these challenges is management of process variation.
openaire +2 more sources
Future of nano CMOS technology
2014 IEEE International Conference on Electron Devices and Solid-State Circuits, 2007Although silicon-based CMOS devices have dominated the integrated circuit applications over the past few decades, it is expected that the development of CMOS would reach its limits after the next decade because of the difficulties in downsizing and also some fundamental limits of MOSFETs.
openaire +1 more source