An Overview of Phase-Locked Loop: From Fundamentals to the Frontier. [PDF]
Nguyen TVH, Pham CK.
europepmc +1 more source
DLL Design with Wide Input Duty Cycle Range and Low Output Clock Duty Cycle Error. [PDF]
Qin B +4 more
europepmc +1 more source
An Open-Source QAM MODEM for Visible Light Communication in FPGA for Real-Time Applications. [PDF]
Ricci S.
europepmc +1 more source
Low noise sensorless control of a YASA AFFSPM motor using ADRC and improved PLL. [PDF]
Rahmani-Fard J, Mohammed MJ.
europepmc +1 more source
Per-Span Microwave-Frequency Fiber Interferometry for Amplified Transmission Links Employing High-Loss Loopbacks. [PDF]
Karydis GA +6 more
europepmc +1 more source
A State-Space Framework for Parallelizing Digital Signal Processing in Coherent Optical Receivers. [PDF]
Wang J, Wang Z, Liu D.
europepmc +1 more source
Design of Synthesizable Digital Phase Locked Loops
Zhang, Yuncheng, Okada, Kenichi
openaire +1 more source
Protein loops are major contributors to DNA strand separation and high-fidelity substrate recognition for DNA methyltransferase CcrM. [PDF]
Konttinen O +4 more
europepmc +1 more source
A 2-GS/s 35.9-fJ/conv.-step Voltage-Time Hybrid Pipelined ADC with Digital Background Calibration in 28-nm CMOS. [PDF]
Chang Y +6 more
europepmc +1 more source
Designing Neural Dynamics: From Digital Twin Modeling to Regeneration. [PDF]
Tataru CP +6 more
europepmc +1 more source

