Results 181 to 190 of about 190,914 (258)
Some of the next articles are maybe not open access.
The Chip Is the Network: Toward a Science of Network-on-Chip Design
Foundations and Trends® in Electronic Design Automation, 2009The Chip Is the Network: Towards a Science of Network-on-Chip Design reviews the major design methodologies that have had a profound effect on designing future Network-on-Chip (NoC) architectures. More precisely, it addresses the problem of NoC design in the deterministic context, where the application and the architecture are modeled as graphs with ...
Radu Marculescu, Paul Bogdan
openaire +1 more source
Network-on-Chip Programmable Platform in VersalTM ACAP Architecture
Symposium on Field Programmable Gate Arrays, 2019This paper outlines the Network-on-Chip (NoC) on Xilinx's next generation Versal-architecture. It is a hardened NoC that is present in Xilinx's next-generation 7nm architecture devices.
Ian Swarbrick +4 more
semanticscholar +1 more source
Analysis of Black Hole Router Attack in Network-on-Chip
Midwest Symposium on Circuits and Systems, 2019Network-on-Chip (NoC) is the communication platform of the data among the processing cores in Multiprocessors System-on-Chip (MPSoC). NoC has become a target to security attacks and by outsourcing design, it can be infected with a malicious Hardware ...
Luka Daoud, N. Rafla
semanticscholar +1 more source
2007 International Symposium on System-on-Chip, 2007
In this paper, we present the sensor network-on-a-chip (SNOC) paradigm for designing robust and energy-efficient systems-on-a-chip (SOC). In this paradigm, computation in the presence of nanometer non-idealities such as process variations, leakage and noise is viewed as an estimation problem. Robust statistical signal processing theory is then employed
Girish Varatkar +3 more
openaire +1 more source
In this paper, we present the sensor network-on-a-chip (SNOC) paradigm for designing robust and energy-efficient systems-on-a-chip (SOC). In this paradigm, computation in the presence of nanometer non-idealities such as process variations, leakage and noise is viewed as an estimation problem. Robust statistical signal processing theory is then employed
Girish Varatkar +3 more
openaire +1 more source
1993 Euromicro Workshop on Parallel and Distributed Processing, 2002
Reports on the successful fabrication of a network chip for large-scale parallel computers. It provides extremely low-latency message delivery in grids of up to 1024 processors or toruses of up to 256 processors. Larger arrays can be constructed using an address embedding technique and the gateway channels supported by the chip.
Chris R. Jesshope, Cruz Izu
openaire +1 more source
Reports on the successful fabrication of a network chip for large-scale parallel computers. It provides extremely low-latency message delivery in grids of up to 1024 processors or toruses of up to 256 processors. Larger arrays can be constructed using an address embedding technique and the gateway channels supported by the chip.
Chris R. Jesshope, Cruz Izu
openaire +1 more source
2016 IEEE Nordic Circuits and Systems Conference (NORCAS), 2016
General purpose chip multiprocessors (CMP) are challenging to on-chip intercommunication network designers since one would need low latency, high bandwidth independently of the communication patterns, support for cost-efficient synchronization, and low energy consumption to support arbitrary applications.
Forsell, Martti +3 more
openaire +4 more sources
General purpose chip multiprocessors (CMP) are challenging to on-chip intercommunication network designers since one would need low latency, high bandwidth independently of the communication patterns, support for cost-efficient synchronization, and low energy consumption to support arbitrary applications.
Forsell, Martti +3 more
openaire +4 more sources
Universal On-Chip Network Simulator for Networks-on-Chip Development
2021 International Russian Automation Conference (RusAutoCon), 2021This work is devoted to Universal On-Chip Network Simulator (UOCNS) for Network-on-Chip (NoC) development. The principle of the topological approach in NoC design was analyzed. A review of high-level NoC simulators was done. A complete analysis of the structure of UOCNS and its main components was carried out, as well as it was tested on different ...
A. A. Amerikanov, A. S. Ponomarev
openaire +1 more source
IEEE Design & Test of Computers, 2005
As SoCs continue down the path to smaller geometries and higher integration, their performance measures are changing dramatically. The larger the chip, the greater the disparity between local logic speeds and their interconnect latencies. This issue explores on-silicon integration, discussing challenges in networks on chips, various NoC architectures ...
openaire +1 more source
As SoCs continue down the path to smaller geometries and higher integration, their performance measures are changing dramatically. The larger the chip, the greater the disparity between local logic speeds and their interconnect latencies. This issue explores on-silicon integration, discussing challenges in networks on chips, various NoC architectures ...
openaire +1 more source
IEEE Design and Test of Computers, 2005
A few years ago, Sun Microsystems used the slogan, "the network is the computer," to promote its products and to alert people to a profound change in computing-use models. With the growth in cell phones, digital cameras, portable music players, wireless e-mail, GPS sensors, and automotive map displays that rely on wired and wireless networks, you might
openaire +1 more source
A few years ago, Sun Microsystems used the slogan, "the network is the computer," to promote its products and to alert people to a profound change in computing-use models. With the growth in cell phones, digital cameras, portable music players, wireless e-mail, GPS sensors, and automotive map displays that rely on wired and wireless networks, you might
openaire +1 more source
Reconfigurable Network-on-Chip for 3D Neural Network Accelerators
ACM/IEEE International Symposium on Networks-on-Chips, 2018Parallel hardware accelerators for large-scale neural networks typically consist of several processing nodes, arranged as a multi- or many-core system-on-chip, connected by a network-on-chip (NoC).
Arash Firuzan +3 more
semanticscholar +1 more source