Operation of a high-frequency, phase-slip qubit. [PDF]
Purmessur C, Chow K, van Heck B, Kou A.
europepmc +1 more source
The structure, properties, preparation methods, and characterization techniques of BP. As a typical 2D layered material, black phosphorus (BP) demonstrates exceptional promise in various fields, particularly in energy storage for alkali metal‐ion batteries. However, its distinctive structure and properties, together with the compositional complexity of
Yunqing Wang +7 more
wiley +1 more source
A dual-function molecule enables stable four-electron conversion and Zn deposition for high-capacity aqueous Zn-I<sub>2</sub> batteries. [PDF]
Zhang H +7 more
europepmc +1 more source
A total loss minimization modulation for series-resonant dual-active-bridge dc-dc converter with triple phase shift control. [PDF]
Zhou S, Wang J, Tang J.
europepmc +1 more source
Audio Interference Suppressor in Analog Audio Interface. [PDF]
Olujić V, Fajt S, Sruk V, Krhen M.
europepmc +1 more source
The Effect of Scratch-Induced Microscale Surface Roughness on Signal Transmission in Radio Frequency Coaxial Connectors. [PDF]
Zhou Y, Zhang T, Xie G, Gao J.
europepmc +1 more source
Capacitance Characteristics of Glass-Embedded Interdigitated Capacitors for Touch Sensing Applications. [PDF]
Kaewcharoen A +4 more
europepmc +1 more source
Related searches:
Development of a 3D capacitive gyroscope with reduced parasitic capacitance
Journal of Micromechanics and Microengineering, 2013We present the development of a technological platform dedicated to 3D capacitive inertial sensors. The proof of concept will be made on a 3D gyroscope. The mobile structure is made within a 30 µm thick Si top layer of a SOI substrate, while poly-Si deposited on top of a sacrificial PSG layer serves as suspended top electrodes and connection wires ...
A Walther +5 more
openaire +1 more source
Efficient extraction of metal parasitic capacitances
Proceedings International Conference on Microelectronic Test Structures, 2002Accurate extraction of parasitic capacitances associated with fine pitch metallisation layers is essential in the design of ULSI ICs. This paper reports on investigation of the impact of test structure design on extracted values for inter-layer and intra-layer capacitances; the influence of topography is also reviewed.
G.J. Gaston, I.G. Daniels
openaire +1 more source

