Phase-Locked Loop (PLL)-Based Frequency Synthesizer for Digital Systems Driving
2019This work describes the implementation and operation features for a Phase-Locked Loop (PLL) architecture-based frequency synthesizer for clock generation and digital systems driving. From a programmable structure, considering an input reference frequency FREF = 50 MHz, schematic level simulation results indicate the possibility for generation of 3 ...
R. N. S. Raphael +3 more
openaire +1 more source
Phase-Locked Loop (PLL) Type Sensorless Control of PMSM Using Neural Network Filter
2014This paper describes a Phase-Locked Loop (PLL) type sensorless control strategy of permanent-magnet synchronous machines with pulsating high frequency (HF) voltage signal injection. The HF model of the PMSM and the demodulation scheme are analyzed in detail.
Lisi Tian, Jin Zhao 0008, Zhenfeng Peng
openaire +1 more source
A study of third-order Phase-Locked Loop (PLL) systems
2008Master of Science (Consumer Electronics)
openaire +1 more source
A Phase Lock Loop (PLL) System for Frequency Variation Tracking during General Anesthesia
2014We present a novel technique derived from the communication systems area, able to track frequency changes in electroencephalogram (EEGs) signals collected from patients subjected to general anesthesia. The technique is based on a phase lock loop (PLL) circuit, which is used for example for radio-FM demodulation.
C. A. Teixeira +4 more
openaire +1 more source
Sampling phase lock loop (PLL) with low power clock buffer
A sampling phase locked loop (PLL) circuit includes a pull-up/down buffer configured to convert an oscillator reference clock into a square wave sampling control signal input to a sampling phase detector. The buffer circuit is configured to reduce power by controlling the switching of the pull-up and pull-down transistors (and thereby the transitions ...Gao, X. +6 more
openaire
Synchronous reference frame single‐phase phase‐locked loop (PLL) algorithm based on half‐cycle DFT
IET Power Electronics, 2020Tao Xia, Xu Zhang, Guojun Tan
exaly
MALHA DE SINCRONISMO DE FASE - PLL (PHASE-LOCKED LOOP)
2023André Alves Ferreira +3 more
openaire +1 more source
A Droop Based Standalone Microgrid Control with Phase-Locked Loop (PLL) system
2023 IEEE International Conference on Power Electronics, Smart Grid, and Renewable Energy (PESGRE), 2023Karan Singh Joshal, Neeraj Gupta
openaire +1 more source
Design and Development of Phase Lock Loop (PLL) Premised Islanding Investigative Techniques
2022Mohan P. Thakre, Nishant P. Matale
openaire +1 more source
Phase-locked Loop (PLL) Based Phase Estimation in Single Channel Speech Enhancement
Interspeech 2018, 2018Priya Pallavi, Ch. V. Rama Rao
openaire +1 more source