Results 221 to 230 of about 413,454 (264)
Some of the next articles are maybe not open access.

A Generic Solution to Software-in-the-Loop

MILCOM 2007 - IEEE Military Communications Conference, 2007
The low fidelity and speed of traditional simulations have become unacceptable for the complex large-scale networks of today. In this paper we propose alternative techniques and focus on a software-in-the-loop implementation. Software-in-the-loop provides us with the following two-fold advantages: (a) it helps solve traditional simulation problems of ...
Stephanie Demers   +2 more
openaire   +1 more source

Optimizing the design of preactivated titanium T-loop springs with Loop software

American Journal of Orthodontics and Dentofacial Orthopedics, 2008
A TMA (Ormco Corp, Glendora, Calif) T-loop spring (TTLS), preactivated with a gable bend distal to the loop, holds promise for producing controlled tipping of the canines and translation of the posterior segment. However, there is currently no consensus as to where the preactivated gable bend or the loop should be placed, what the height of the loop ...
Renato Parsekian, Martins   +3 more
openaire   +2 more sources

Optimal software pipelining of nested loops

Proceedings of 8th International Parallel Processing Symposium, 2002
The article presents an approach to software pipelining of nested loops. While several articles have addressed software pipelining of single (non-nested) loops, little work has been done in the area of applying it to nested loops. The article solves the problem of finding the minimum iteration initiation interval (in the absence of resource constraints)
openaire   +1 more source

Register allocation for software pipelined multi-dimensional loops

ACM SIGPLAN Notices, 2005
Software pipelining of a multi-dimensional loop is an important optimization that overlaps the execution of successive outermost loop iterations to explore instruction-level parallelism from the entire n-dimensional iteration space. This paper investigates register allocation for software pipelined multi-dimensional loops.For single loop ...
Hongbo Rong   +2 more
openaire   +1 more source

Hiding Software Watermarks in Loop Structures

2008
In this paper we propose a software watermarking technique based on the fact that different semantic instances might be abstracted in the same syntactic object. Our idea is to hide the watermark in a particular semantic instance and to distribute the corresponding syntactic construct.
DALLA PREDA, Mila   +2 more
openaire   +2 more sources

Predicated software pipelining technique for loops with conditions

Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing, 2002
An effort to formalize the process of software pipelining loops with conditions is presented. A formal framework for scheduling such loops, based on representing sets of paths by matrices of predicates, has been proposed. Usual set operations and relationships may then be applied to such matrices.
Dragan Milicev, Zoran Jovanovic
openaire   +1 more source

Software pipelining of loops by the method of modulo scheduling

Programming and Computer Software, 2007
zbMATH Open Web Interface contents unavailable due to conflicting licenses.
N. I. V'yukova   +2 more
openaire   +1 more source

Optimal software pipelining of loops with control flows

Proceedings of the 16th international conference on Supercomputing, 2002
Software pipelining is widely used as a compiler optimization technique to achieve high performance in machines that exploit instruc-tion-level parallelism. However, surprisingly, there have been few theoretical or empirical results on optimal software pipelining of loops with control flows.
Han-Saem Yun   +2 more
openaire   +1 more source

Exploiting Vector Parallelism in Software Pipelined Loops

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05), 2006
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditional vectorization technology first developed for supercomputers. In contrast, scalar hardware is typically targeted using ILP techniques such as software pipelining.
Samuel Larsen   +2 more
openaire   +1 more source

A formal model of software pipelining loops with conditions

Proceedings 11th International Parallel Processing Symposium, 2002
This paper addresses the problem of parallelizing loops with conditional branches in the context of software pipelining. A new formal approach to this problem is proposed in the form of Predicated Software Pipelining (PSP) model. The PSP model represents execution of a loop with conditional branches as transitions of a finite state machine.
Dragan Milicev, Zoran Jovanovic
openaire   +1 more source

Home - About - Disclaimer - Privacy