Results 171 to 180 of about 55,126 (212)
Some of the next articles are maybe not open access.
Proceedings of the 59th ACM/IEEE Design Automation Conference, 2022
He Zhang +6 more
openaire +1 more source
He Zhang +6 more
openaire +1 more source
2012
The trend of Static Random Access Memory (SRAM) along with CMOS technology scaling in different processors and system-on-chip (SoC) products has fuelled the need of innovation in the area of SRAM design. SRAM bitcells are made of minimum geometry devices for high density and to keep the pace with CMOS technology scaling, as a result, they are the first
Jawar Singh +2 more
openaire +1 more source
The trend of Static Random Access Memory (SRAM) along with CMOS technology scaling in different processors and system-on-chip (SoC) products has fuelled the need of innovation in the area of SRAM design. SRAM bitcells are made of minimum geometry devices for high density and to keep the pace with CMOS technology scaling, as a result, they are the first
Jawar Singh +2 more
openaire +1 more source
Oris (Zagreb), 2013
Prikaz umjetničkog opusa i recnetnih radova hrvatskog umjetnika Zlatka ...
openaire +1 more source
Prikaz umjetničkog opusa i recnetnih radova hrvatskog umjetnika Zlatka ...
openaire +1 more source
2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2008
Hiroyuki Yamauchi, Peter Rickert
openaire +1 more source
Hiroyuki Yamauchi, Peter Rickert
openaire +1 more source
IEEE Spectrum, 2010
A new type of lithography that uses an electron beam to spark a chemical reaction could provide a way to build incredibly tiny transistors, which the chipmaking industry will require in a few years. Researchers from Taiwan and the University of California, Berkeley, say they've made static RAM that anticipates 16-nanometer chip features using a new ...
openaire +1 more source
A new type of lithography that uses an electron beam to spark a chemical reaction could provide a way to build incredibly tiny transistors, which the chipmaking industry will require in a few years. Researchers from Taiwan and the University of California, Berkeley, say they've made static RAM that anticipates 16-nanometer chip features using a new ...
openaire +1 more source
This document provides a comprehensive implementation checklist for practitioners deploying the Sabotage Risk Assessment and Mitigation (SRAM) framework. While the theoretical foundations of SRAM provide the "why," this checklist provides the "how," translating methodology into a structured sequence of actionable steps.
openaire +1 more source
openaire +1 more source
2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007
Kevin Zhang, Hiroyuki Yamauchi
openaire +1 more source
Kevin Zhang, Hiroyuki Yamauchi
openaire +1 more source
A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks
IEEE Journal of Solid-State Circuits, 2022Chengshuo Yu +2 more
exaly