Architectures for RF Frequency synthesizers [PDF]
, 2002 Frequency synthesizers are an essential building block of RF communication products. They can be found in traditional consumer products, in personal communication systems, and in optical communication equipment.
Nauta, Bram, Vaucher, Cicero S.
core +2 more sources
A–102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL
IEEE Open Journal of the Solid-State Circuits SocietyThis article presents a binary frequency-shift keying (BFSK) heterodyne wake-up receiver (WuRx) with -102-dBm sensitivity at 2.4 GHz. An integrated low-power all-digital phase-locked loop (ADPLL) allows sharp filtering at the intermediate frequency (IF ...
Linsheng Zhang +9 more
doaj +1 more source
Position location and data collection system and method Patent [PDF]
, 1969 Development of telemetry system for position location and data ...
Hilton, G. E. +3 more
core +1 more source
Control System for Multi-Inverter Parallel Operation in Uninterruptible Power Systems
Eletrônica de Potência, 2019 This paper proposes a network communication system applied in a control strategy for parallel-connected multi-inverters, which is based on a distributed control system and a redundant communication system.
Cesar A. Albugeri +4 more
doaj +1 more source
Digital phase-lock loop having an estimator and predictor of error [PDF]
, 1988 A digital phase-lock loop (DPLL) which generates a signal with a phase that approximates the phase of a received signal with a linear estimator. The effect of a complication associated with non-zero transport delays related to DPLL mechanization is then ...
Hurd, William J., Statman, Joseph I.
core +1 more source
A phase-locked frequency divide-by-3 optical parametric oscillator
, 2000 Accurate phase-locked 3:1 division of an optical frequency was achieved, by using a continuous-wave (cw) doubly resonant optical parametric oscillator.
Clairon, A. +4 more
core +1 more source
Analysis of first and second order binary quantized digital phase-locked loops for ideal and white Gaussian noise inputs [PDF]
Specific configurations of first and second order all digital phase locked loops are analyzed for both ideal and additive white gaussian noise inputs. In addition, a design for a hardware digital phase locked loop capable of either first or second order ...
Blasche, P. R.
core +1 more source
Modified Costas Loop for Carrier Phase Tracking in GPS Receivers [PDF]
RadioengineeringThe carrier phase received at the receivers of the Global Positioning System (GPS) links is used to detect navigation data and to precisely determine the position, speed and time corresponding to the user's equipment.
A. M. Pereira de Lucena +1 more
doaj
A Low Power All-Digital PLL With −40dBc In-Band Fractional Spur Suppression for NB-IoT Applications
IEEE Access, 2019 This paper proposes a low-power fractional-N all-digital PLL (ADPLL) for the narrow-band Internet-of-Things applications. Multi-step lock controlling and oscillator tuning word coarse prediction algorithms help to accelerate the locking process to less ...
Na Yan +6 more
doaj +1 more source
An Integrated-Photonics Optical-Frequency Synthesizer
, 2017 Integrated-photonics microchips now enable a range of advanced functionalities for high-coherence applications such as data transmission, highly optimized physical sensors, and harnessing quantum states, but with cost, efficiency, and portability much ...
A Bluestone +65 more
core +1 more source