Design and Analysis of Digitally Tunable Transconductance Amplifier (DTTA) Using CNTFETs [PDF]
The Scientific World JournalCarbon nanotube-FETs (CNTFETs) have become a potential challenger because of their exceptional electrical properties and compatibility with conventional CMOS technology.
Shailendra Kumar Tripathi +3 more
doaj +3 more sources
Voltage over‐scaling CNT‐based 8‐bit multiplier by high‐efficient GDI‐based counters
IET Computers & Digital Techniques, 2023 A new low‐power and high‐speed multiplier is presented based on the voltage over scaling (VOS) technique and new 5:3 and 7:3 counter cells. The VOS reduces power consumption in digital circuits, but different voltage levels of the VOS increase the delay ...
Ayoub Sadeghi +4 more
doaj +2 more sources
CNTFET-based SRAM cell design using INDEP technique
e-Prime: Advances in Electrical Engineering, Electronics and EnergyAs the size of the transistor decreases in the nanoscale regime, certain parameters, such as, cell stability, power dissipation, and delay, have changed.
Mehwish Maqbool +2 more
doaj +2 more sources
Advanced Materials InterfacesNanoplastics are persistent pollutants that may act as vectors of various inorganic and organic pollutants. Due to their small size and complex nature, their identification in environmental samples is still extremely difficult.
Giulia Elli +6 more
doaj +2 more sources
Investigation of CNTFET Performance with Gate Control Coefficient Effect [PDF]
Журнал нано- та електронної фізики, 2014 For the first time, a deep study of gate control coefficient (αG) effect on CNTFET performance has done in this research. A new, analytical CNTFET simulation along with multiple parameter approach has executed with 3D output in MATLAB and that used it to
S.A. Khan +2 more
doaj +3 more sources
Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders [PDF]
E3S Web of Conferences, 2023 This work presents comparison of ternary combinational digital circuits that reduce energy consumption in low-power VLSI (Very Large Scale Integration) design.
C. Venkataiah +6 more
doaj +1 more source
Implementation of N-inputs Ternary to Binary Converter with Multipart division technique Based on CNTFET [PDF]
AUT Journal of Electrical Engineering, 2023 In this paper, the new structure N×M (N-Ternary inputs and M-Binary outputs) Ternary to Binary Converter based on the Carbone Nanao Tube Field Effect Transistor is presented.
Mousa Yousefi, Khalil Monfaredi
doaj +1 more source
Performance evaluation of SRAM design using different field effect transistors [PDF]
E3S Web of Conferences, 2023 SRAM (Static Random Access Memory) is one of the type of memory which holds the data bit without periodic refreshment. Compared with DRAM (Dynamic Random Access Memory) which requires periodic refreshment of data bit stored in it.
C. Venkataiah +5 more
doaj +1 more source
Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits [PDF]
E3S Web of Conferences, 2023 Multiple valued logic (MVL) can represent an exponentially higher number of data/information compared to the binary logic for the same number of logic bits.
C. Venkataiah +6 more
doaj +1 more source
A new tunneling carbon nanotube field effect transistor with linear doping profile at drain region: numerical simulation study [PDF]
مجله مدل سازی در مهندسی, 2018 For the first time, a new structure is proposed for tunneling CNTFET (T-CNTFET). In this new structure, the drain region is divided into two parts, and the part near the channel has a linear doping profile.
Behrooz Abdi Tahneh, Ali Naderi
doaj +1 more source