Aharonov-Bohm oscillations and electron gas transitions in hexagonal core-shell nanowires with an axial magnetic field [PDF]
We use spin-density-functional theory within an envelope function approach to calculate electronic states in a GaAs/InAs core-shell nanowire pierced by an axial magnetic field.
Bertoni, Andrea +4 more
core +2 more sources
To estimate characteristic fluctuation of emerging devices, three-dimensional device simulation has been performed intensively for various random cases; however, it strongly relies on huge computational resources.
Wen-Li Sung, Yiming Li
doaj +1 more source
Fast and Efficient Light Intensity Modulation in SOI with Gate-All-Around Transistor Phase Modulator [PDF]
We report fast modulation (>30 GHz) in a SOI resonant cavity using integrated Bragg mirrors and a gate-all-around transistor as active element.
Dainesi, P. +3 more
core +1 more source
Experimental and Simulation Study of a High Current 1D Silicon Nanowire Transistor Using Heavily Doped Channels [PDF]
Silicon nanowires have numerous potential applications, including transistors, memories, photovoltaics, biosensors and qubits [1]. Fabricating a nanowire with the required characteristics for a specific application, however, poses some challenges.
Amoroso, Salvatore M. +9 more
core +1 more source
Non-destructive stress characterization is essential for gate-all-around (GAA) nanosheet (NS) transistors technology, while it is a big challenge to be realized on nanometer-sized GAA devices by using traditional Micro-Raman spectroscopy due to its light
Huang Ziqiang +10 more
doaj +1 more source
Variability Study of High Current Junctionless Silicon Nanowire Transistors [PDF]
Silicon nanowires have numerous potential applications, including transistors, memories, photovoltaics, biosensors and qubits [1]. Fabricating a nanowire with characteristics required for a specific application, however, poses some challenges.
Adamu-Lema, Fikru +6 more
core +1 more source
An Analytical Gate-All-Around MOSFET Model for Circuit Simulation
A generic charge-based compact model for undoped (lightly doped) quadruple-gate (QG) and cylindrical-gate MOSFETs using Verilog-A is developed. This model is based on the exact solution of Poisson’s equation with scale length.
Kuan-Chou Lin +2 more
doaj +1 more source
Effects of Etching Variations on Ge/Si Channel Formation and Device Performance
During the formation of Ge fin structures on a silicon-on-insulator (SOI) substrate, we found that the dry etching process must be carefully controlled. Otherwise, it may lead to Ge over-etching or the formation of an undesirable Ge fin profile.
Jiann-Lin Chen +2 more
doaj +1 more source
Impact of precisely positioned dopants on the performance of an ultimate silicon nanowire transistor: a full three-dimensional NEGF simulation study [PDF]
In this paper, we report the first systematic study of quantum transport simulation of the impact of precisely positioned dopants on the performance of ultimately scaled gate-all-around silicon nanowire transistors (NWTs) designed for digital circuit ...
Asenov, A., Georgiev, V.P., Towie, E.A.
core +1 more source
III-V Gate-all-around Nanowire MOSFET Process Technology: From 3D to 4D
In this paper, we have experimentally demonstrated, for the first time, III-V 4D transistors with vertically stacked InGaAs nanowire (NW) channels and gate-all-around (GAA) architecture.
Gordon, R. G. +6 more
core +1 more source

