Results 211 to 220 of about 38,206 (265)
Some of the next articles are maybe not open access.
IOT based automation of Hardware-In-Loop test bench
2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT), 2021The setup of an automated hardware-in-the-Ioop test bench using the IOT's ethernet facility is proposed in this paper. The implementation of this embedded structure was critical in the COVID-19 scenario for sticking to social distancing guidelines.
Snehal Naikawadi, Sandeep B. Hake
openaire +1 more source
Platform for Hardware In Loop Simulation
2016 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), 2016Over the last two decades, general purpose computer has become both increasingly powerful and affordable. This, in turn, has led to the emergence of highly sophisticated applications that not only enable high-fidelity simulation of dynamic systems but also automatic code generation for implementation in real time control of electric machine-drives ...
Aravind Ingalalli +2 more
openaire +1 more source
Journal of Power Sources, 2006
Abstract Hardware-in-loop (HiL) methodology is well established in the automotive industry. One typical application is the development and validation of control algorithms for drive systems by simulating the vehicle plus the vehicle environment in combination with specific control hardware as the HiL component. This paper introduces the use of a fuel
R.M. Moore +3 more
openaire +1 more source
Abstract Hardware-in-loop (HiL) methodology is well established in the automotive industry. One typical application is the development and validation of control algorithms for drive systems by simulating the vehicle plus the vehicle environment in combination with specific control hardware as the HiL component. This paper introduces the use of a fuel
R.M. Moore +3 more
openaire +1 more source
Hardware-In-Loop Simulation Development
International Journal of Modelling and Simulation, 2002This work describes the development of a hybrid simulation environment to be used in order to assess the performance of a satellite launcher control system. The hybrid simulation program starts from a digital simulation program that digitally simulates the complete system, that is, the on-board computer with the control laws, the vehicle dynamics, the ...
D.Salvio Carrijo +2 more
openaire +1 more source
Design aspects of a power hardware in loop simulator
IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society, 2014Power hardware in loop (PHIL) is a simulation technique which allows testing of a power hardware under test (HUT) under various operating conditions. Using PHIL simulations, the behavior of power HUT can be examined when it is integrated to the system without building the complete system.
Kapil Jha +3 more
openaire +1 more source
Hardware-in-loop Control of a Standalone Microgrid
2019 IEEE International Conference on Sustainable Energy Technologies (ICSET), 2019Microgrids are instrumental for renewable energy integration, owing to their distributed nature and disposition towards self-sufficiency. A standalone microgrid with photovoltaic panels, battery energy storage and diesel generator is designed, and corresponding implementation of control technique is presented in this paper.
Aarthi Srinivasan +3 more
openaire +1 more source
FORTE Hardware-in-Loop Simulation
1997Fast On-Orbit Recording of Transient Events (FORTE) is a small, low Earth orbit satellite scheduled for launch in August 1997. FORTE is a momentum-biased, gravity-gradient stabilized spacecraft. This paper describes the use of a hardware-in-Ioop simulator, developed by Ithaco Inc.
Ruud, Kimberly +2 more
openaire +1 more source
The Implementation of Evolvable Hardware Closed Loop
2008 International Conference on Intelligent Computation Technology and Automation (ICICTA), 2008To find an easy experimental way for evolvable hardware (EHW), an closed loop platform was discussed based on a field programmable gate array (FPGA) chip, a microprocessing unit (MPU) and the software tool-Quartus II. A binary digit to VHDL converter was proposed.
Jie Chu +3 more
openaire +1 more source
Development of hardware in loop for simulation accerlation
2012 Annual IEEE India Conference (INDICON), 2012The speed of the HDL simulator is the primary bottleneck of the design cycle when it comes to verification. Limiting the number of simulation tests because there is not enough time, is alarming and raises doubt about the completeness of verification. Even after doing such verification on the simulation model/RTL (behavioral) there is no hardware proof.
Snehalata S Gurav, Devi K Sumitra
openaire +1 more source
Research on the Hardware-in-Loop Simulation Platform of OBDH
2014 Fourth International Conference on Instrumentation and Measurement, Computer, Communication and Control, 2014In order to meet the verification requirement of new technologies for small satellites such as autonomy, fault tolerant control, dynamic uploading of data. A semi-physical simulation platform of OBDH subsystem for small satellites is put forward, the platform provides software and hardware verification environment of OBDH subsystem for small satellites.
Jiang Lianxiang +4 more
openaire +1 more source