Results 231 to 240 of about 6,338 (277)

Soft error mitigation through selection of noninvert implication paths

2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2014
As transistor feature size scales down, soft errors in combinational logic because of high-energy particle radiation is gaining increasing concerns. In this paper, a soft error mitigation method based on accurate mathematical modeling of SER and addition of non-invert functionally redundant wires (FRWs) is proposed.
Bin Zhou, Thambipillai Srikanthan, Wei Zhang 0012   +2 more
openaire   +2 more sources

Some of the next articles are maybe not open access.

Related searches:

Compiler-Directed Soft Error Mitigation for Embedded Systems

IEEE Transactions on Dependable and Secure Computing, 2012
The protection of processor-based systems to mitigate the harmful effect of transient faults (soft errors) is gaining importance as technology shrinks. At the same time, for large segments of embedded markets, parameters like cost and performance continue to be as important as reliability.
Antonio Martinez-Alvarez, Sérgio Cuenca-Asensi, Felipe Restrepo-Calle   +2 more
exaly   +2 more sources

Dynamic Threshold Technique for Soft Error and Soft Delay Mitigation

2016
The analysis in Chap. 8 had shown that decreasing threshold voltages increase the critical charge of logic circuits thus providing more robustness to radiation transients and soft delay effects. In a normal dynamic threshold MOS (DTMOS) scheme, the body-source junction is “forward biased” (at less than 0.6 V), forcing the threshold voltage to drop and ...
Selahattin Sayil, Sayil Selahattin
exaly   +2 more sources

SOFIA: An automated framework for early soft error assessment, identification, and mitigation

Journal of Systems Architecture, 2022
The occurrence of radiation-induced soft errors in electronic computing systems can either affect non-essential system functionalities or violate safety-critical conditions, which might incur life-threatening situations.
Jonas Gava, Vitor Bandeira, Felipe Rosa   +2 more
exaly   +2 more sources

Learning-Based Mitigation of Soft Error Effects on Quaternion Kalman Filter Processing

IEEE Sensors Journal, 2023
International audienceThis paper proposes a novel mitigation technique for soft error effects on the attitude estimation (AE) processing for spacecrafts, especially for satellites’ application.
Tarso Kraemer Sarzi Sartori, Hassen Fourati, Rodrigo Possamai Bastos   +2 more
exaly   +2 more sources

Characterizing and Mitigating Soft Errors in GPU DRAM

IEEE Micro, 2021
GPUs are used in high-reliability systems, including high-performance computers and autonomous vehicles. Because GPUs employ a high-bandwidth, wide-interface to DRAM and fetch each memory access from a single DRAM device, implementing full-device correction through ECC is expensive and impractical.
Michael B. Sullivan 0001, Nirmal R. Saxena, Mike O'Connor, Donghyuk Lee, Paul Racunas, Saurabh Hukerikar, Timothy Tsai 0002, Siva Kumar Sastry Hari, Stephen W. Keckler   +8 more
openaire   +1 more source

The Effects of Soft Errors and Mitigation Strategies for Virtualization Servers

IEEE Transactions on Cloud Computing, 2022
Virtualized servers compose the majority of cloud computing environments, where these nodes are used to host multiple clients over the same hardware. Many organizations run online applications by hiring elastic computing resources in order to match demand while reducing fixed costs.
Frederico Cerveira, Raul Barbosa, Henrique Madeira, Filipe Araújo   +3 more
openaire   +1 more source

Mitigating Soft Errors in System-on-Chip Design

2008 The 9th International Conference for Young Computer Scientists, 2008
With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation scaling. Technology trends such as transistor downsizing, use of new materials and high performance computer architecture continue to increase the sensitivity of systems to soft errors.
Hai Yu, Fan Xiaoya
openaire   +1 more source

Circuit Level Design Methods to Mitigate Soft Errors

2020 IEEE Latin-American Test Symposium (LATS), 2020
The mitigation of soft errors should be considered in all design abstraction levels, from a high level to the physical one. This tutorial is focused on the circuit and physical design levels. Transistor reordering or transistor arrangements is an important way to improve robustness.
Ricardo A. L. Reis, Cristina Meinhardt, Alexandra L. Zimpeck, Leonardo Heitich Brendler, Leonardo B. Moraes   +4 more
openaire   +1 more source

Using value similarity of registers for soft error mitigation

2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), 2015
Soft errors caused by the cosmic particles or the radiation from the packaging material of the integrated circuits are an increasingly important design problem. With the shrinking feature sizes, the datapath components of the out-of-order superscalar pipeline are becoming more prone to soft errors. Being the major data holding component in contemporary
Abdulaziz Eker, Oguz Ergin
openaire   +2 more sources