Results 91 to 100 of about 16,817 (212)
In this paper we present a detailed numerical study of magnetization switching in shape-anisotropic thin-film nanoelements. These elements are at present of the major interest for the applied solid state magnetism as main components of a new generation ...
Elena K. Semenova, Dmitry V. Berkov
doaj +1 more source
STT-DPSA: Digital PUF-Based Secure AuthenticationUsing STT-MRAM for the Internet of Things. [PDF]
Chien WC +4 more
europepmc +1 more source
With attractive advantages like high density and low leakage, Spin-Transfer Torque Magnetoresistive RAM (STT-MRAM) is a promising candidate to replace conventional SRAM technology to build large-size and low-power on-chip caches.
Cong Xu +7 more
core +1 more source
Exploring potentials of perpendicular magnetic anisotropy STT-MRAM for cache design
International audienceTraditional CMOS integrated circuits suffer from elevated power consumption as technology node advances. A few emerging technologies are proposed to deal with this issue.
Zhang, Youguang +9 more
core +1 more source
STT-MRAM characterization and its test implications [PDF]
Spin torque transfer (STT)-magnetoresistive random-access memory (MRAM) has come a long way in research to meet the speed and power consumption requirements for future memory applications. The state-of-the-art STT-MRAM bit-cells employ magnetic tunnel
Radhakrishnan, Govindakrishnan
core
Impact of external magnetic fields on STT-MRAM [PDF]
This application note discusses the working principle of spin-transfer torque magnetoresistive random access memory (STT-MRAM) and the impact that magnetic fields can have on STT-MRAM operation.
Couet, Sebastien +17 more
core +1 more source
Survey of STT-MRAM Cell Design Strategies
Spin-Transfer Torque Random Access Memory (STT-MRAM) has been explored as a post-CMOS technology for embedded and data storage applications seeking non-volatility, near-zero standby energy, and high density.
Deliang Fan +5 more
core +1 more source
Throughput-Efficient Network-on-Chip Router Design with STT-MRAM
As the number of processor cores on a chip increases with the advance of CMOS technology, there has been a growing need of more efficient Network-on-Chip (NoC) design since communication delay has become a major bottleneck in large-scale multicore ...
Narayana, Sagar 1986-
core +1 more source
The performance and reliability of spin-transfer torque magnetic random-access memory (STT-MRAM) can be compromised by anomalous switching behavior, especially during high-speed operations.
Prosenjit Das +2 more
doaj +1 more source
Double‐pinned‐layer Magnetic Tunnel Junction (Double PL MTJ) enhances spin‐transfer‐torque magneto‐resistive random‐access memory (STT‐MRAM) performance by requiring anti‐parallel magnetization between both PLs at free layer interfaces and minimizing ...
Shujun Ye, Koichi Nishioka
doaj +1 more source

