Results 111 to 120 of about 12,742 (221)

Novel CPU cache architecture based on two-dimensional MTJ device with ferromagnetic Fe3GeTe2

open access: yesAIP Advances
With the development of Artificial Intelligence (AI) in recent years, the fields of computer, biology, medicine, and aerospace have demanded higher requirements for the processing and storage of information.
Shaopu Han, Yanfeng Jiang
doaj   +1 more source

Oxygen vacancy-driven spin-transfer torque across MgO magnetic tunnel junctions

open access: yesnpj Spintronics
Flowing an electrical current that is both of high areal density and large spin polarization across a magnetic tunnel junction (MTJ) can, through spin-transfer torque (STT), alter the relative magnetic orientation of the MTJ’s ferromagnetic electrodes ...
L. M. Kandpal   +18 more
doaj   +1 more source

Switching 특성과 전압/온도 의존성을 고려한 STT-MTJ 매크로모델 제안과 새로운 STT-MRAM array architecture에 관한 연구

open access: yes, 2016
Conventional semiconductor-based device approaches to technical and physical limitations as the technology node shrinks. Recently, spin-transfer torque-magnetoresistive random access memory (STT-MRAM) which is spintronics-based memory device has emerged ...
임혜인
core  

Impact of external magnetic fields on STT-MRAM

open access: yes
This application note discusses the working principle of spin-transfer torque magnetoresistive random access memory (STT-MRAM) and the impact that magnetic fields can have on STT-MRAM operation.
Couet, Sebastien   +17 more
core  

A Pure STT-MRAM Design for High-bandwidth Low-power On-chip Interconnects

open access: yes, 2013
Network-on-Chip (NoC) is a de facto inter-core communication infrastructure for future Chip Multiprocessors (CMPs). NoC should be designed to provide both low latency and high bandwidth considering limited on-chip power and area budgets.
Kansal, Rohan
core  

Research on Open Magnetic Shielding Packaging for STT and SOT-MRAM. [PDF]

open access: yesMicromachines (Basel)
Ye H   +8 more
europepmc   +1 more source

Performance impact of a slower main memory: a case study of STT-MRAM in HPC

open access: yes, 2017
Memory systems are major contributors to the deployment and operational costs of large-scale HPC clusters [1][2][3], as well as one of the most important design parameters that significantly affect system performance.
Radulović, Milan   +6 more
core  

Home - About - Disclaimer - Privacy