Results 11 to 20 of about 401 (157)
A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories
Non-volatile memories (NVMs) offer superior density and energy characteristics compared to the conventional memories; however, NVMs suffer from severe reliability issues that can easily eclipse their energy efficiency advantages. In this paper, we survey
Sparsh Mittal
doaj +1 more source
Spin-Hall Assisted STT-RAM Design and Discussion [PDF]
In recent years, Spin-Transfer Torque Random Access Memory (STT-RAM) has attracted significant attentions from both industry and academia due to its attractive attributes such as small cell area and non-volatility. However, long switching time and large programming energy of Magnetic Tunneling Junction (MTJ) continue being major challenges in STT-RAM ...
Enes Eken +6 more
openaire +1 more source
SMART: A Secure Magnetoelectric AntifeRromagnet-Based Tamper-Proof Non-Volatile Memory
The storage industry is moving toward emerging non-volatile memories (NVMs), including the spin-transfer torque magnetoresistive random-access memory (STT-MRAM) and the phase-change memory (PCM), owing to their high density and low-power operation.
Nikhil Rangarajan +4 more
doaj +1 more source
A Spintronic 2M/7T Computation-in-Memory Cell
Computing data-intensive applications on the von Neumann architecture lead to significant performance and energy overheads. The concept of computation in memory (CiM) addresses the bottleneck of von Neumann machines by reducing the data movement in the ...
Atousa Jafari +2 more
doaj +1 more source
A Full-Sensing-Margin Dual-Reference Sensing Scheme for Deeply-Scaled STT-RAM
Spin transfer torque-random access memory (STT-RAM) has recently been regarded as one of the most promising non-volatile memory candidates for the next-generation computer architectures.
He Zhang +4 more
doaj +1 more source
Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers
The complexity of embedded devices increases as today's applications request always more services. However, the power consumption of systems-on-chip has significantly increased due to the high-density integration and the high leakage power of current ...
Guillaume Patrigeon +5 more
doaj +1 more source
Study on Energy Reduction Techniques in STT-RAM
Abstract Spin Transfer Torque Random Access Memory (STT-RAM) is suitable to be considered for cosmic memory. In STT-RAM the altercative period of attractive burrowing intersection is exchanged by the showing up of turn enraptured current over the intersection and it appear to be the most preparing elective with the more thickness and low
Vura Sai Durga Eswar +2 more
openaire +1 more source
DESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability
To enable the design of large capacity memory structures, novel memory technologies such as non-volatile memory (NVM) and novel fabrication approaches, e.g., 3D stacking and multi-level cell (MLC) design have been explored.
Sparsh Mittal +2 more
doaj +1 more source
Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Optimization
As capacity and complexity of on-chip cache memory hierarchy increases, the service cost to the critical loads from last level cache (LLC), which are frequently repeated, has become a major concern.
Navid Khoshavi, Ronald F. Demara
doaj +1 more source
Evaluating STT-RAM as an energy-efficient main memory alternative [PDF]
In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM inmain memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then identify key optimizations that can be employed to ...
Emre Kultursay +3 more
openaire +1 more source

