Results 261 to 270 of about 134,958 (300)
Some of the next articles are maybe not open access.

Time-to-digital converters

2020
Integrated circuits, especially analog circuits, are highly sensitive to process, voltage, and temperature (PVT) variations. The information processed by analog circuits is often embedded in the amplitude of the waveforms, which requires circuits with high precision and high linearity. On the other hand, analog signal processing in time domain, such as
openaire   +1 more source

Designing Time-to-Digital Converter for Asynchronous ADCs

2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 2007
Time-to-digital converter designing and analysis for asynchronous ADCs is discussed in the paper. The proposed ADC utilizes two-level conversion scheme consisting in duty-cycle modulation and subsequent time-to-digital conversion (TDC). Three concepts of the asynchronous ADC digital serial output interface are presented.
Dariusz Koscielnik, Marek Miskowicz
openaire   +1 more source

Background on Time-to-Digital Converters

2015
For the first time, a third-order noise shaping concept has been successfully implemented in the design of time-to-digital converters (TDCs). Two 1-1-1 multistage noise shaping (MASH) \(\Delta\Sigma\) TDCs are presented in this chapter. Third-order time domain noise shaping has been adopted by the TDCs to achieve better than 6 ps resolution.
Ying Cao, Paul Leroux, Michiel Steyaert
openaire   +1 more source

An optical method for the time-to-digital converters characterization

2015 17th International Conference on Transparent Optical Networks (ICTON), 2015
Measurement of the distribution random error describing a high precision multi-tapped delay lines with coding registers module is important from the perspective of construction high-resolution time-to-digital converters. Knowledge of this distribution allows to optimize the process of implementation Multi-Tapped Delay Lines in programmable structures ...
Robert Frankowski   +2 more
openaire   +1 more source

Synchronization in a Multilevel CMOS Time-to-Digital Converter

IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
Accurate time-to-digital conversion is typically based on determining the positions of the timing signals within the period of an accurate clock with digital delay-line interpolators. In order to save circuit area and to improve single-shot precision to the picosecond level, multilevel interpolators can be used.
Jussi-Pekka Jansson   +2 more
openaire   +1 more source

Interpolating time-to-digital converters

Optoelectronics, Instrumentation and Data Processing, 2008
Principles of conversion of single time intervals into a digital code with the use of interpolation of the reference period for reducing the sampling error are reviewed. Interpolating converters are based on integrated digital delay lines and phase interpolation elements, which allow the resolution lower than the propagation delay of a single logical ...
openaire   +1 more source

Measuring metastability using a time-to-digital converter

2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2017
In view of the numerous clock domain crossings found in modern systems-on-chip and multicore architectures precise metastability characterization is a fundamental task. We propose a conceptually novel approach for the experimental assessment of upset rate over resolution time that is usually employed to extract the relevant characteristics.
Thomas Polzer   +2 more
openaire   +1 more source

Time-to-Digital Converters

2013
Dynamic development in science and technology in the second half of the twentieth century caused, among others, an increase in the interest in methods and techniques for precise measurement of time interval that elapses between two physical events.
openaire   +1 more source

High-precision Time-to-Digital Converters in a FPGA device

2008 IEEE Nuclear Science Symposium Conference Record, 2008
The construction and design process of a highresolution time-interval measuring system implemented in a SRAM-based FPGA device is discussed in this paper. The TDC can increase the precision on the measurement by interpolating time within the system clock cycle.
A. Aloisio   +5 more
openaire   +3 more sources

Design of Time-to-Digital Converter Output Interface

2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, 2008
A design of time-to-digital converter output interface for ADCs with asynchronous sigma-delta modulation is presented in details in the paper. The concept of the digital interface with double data buffering and asynchronous serial link is carefully explained on the basis of the schematics of particular functional blocks.
openaire   +1 more source

Home - About - Disclaimer - Privacy