Results 31 to 40 of about 1,894,725 (194)

Modeling methodology for thermo-structural analysis of V-NAND flash memory structure [PDF]

open access: yesScientific Reports
This study proposes modeling methodology based on a continuous model for conducting thermo-electric-structural analyses of V-NAND flash memory structure under the Joule heating effect.
Yongha Kim, Seungjun Ryu, Sungryung Lee
doaj   +2 more sources

Impact of Program–Erase Operation Intervals at Different Temperatures on 3D Charge-Trapping Triple-Level-Cell NAND Flash Memory Reliability [PDF]

open access: yesMicromachines
Three-dimensional charge-trapping (CT) NAND flash memory has attracted extensive attention owing to its unique merits, including huge storage capacities, large memory densities, and low bit cost.
Xuesong Zheng   +6 more
doaj   +2 more sources

Analytical Modeling of Threshold Voltage and Subthreshold Slope for 3-D NAND Flash Memory With a Non-Uniform Doping Profile

open access: yesIEEE Journal of the Electron Devices Society, 2023
The emergence of data-driven technologies including Internet of Things (IoT), artificial intelligence (AI), and cloud computing has led to a surge in data generation and mining.
Amit Kumar, Shubham Sahay
doaj   +1 more source

Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory

open access: yesIEEE Journal of the Electron Devices Society, 2020
Poly-Si channels need well passivated by using hydrogen passivation process in 3D NAND flash memories for better poly-Si quality with low trap density.
Xinshuai Shen   +7 more
doaj   +1 more source

Single Event Effects in 3D NAND Flash Memory Cells with Replacement Gate Technology [PDF]

open access: yes, 2022
We studied the heavy-ion single event effect response of 3D NAND Flash memory cells with charge-trap based replacement gate technology. Error cross sections, threshold voltage shifts, and underlying mechanisms are discussed.
Gerardin S.   +6 more
core   +1 more source

A Novel Program Suspend Scheme for Improving the Reliability of 3D NAND Flash Memory

open access: yesIEEE Journal of the Electron Devices Society, 2022
Experimental results indicate that the conventional program suspend scheme in 3D NAND flash memory chip can generate unexpected additional read fail bits and reduce the reliability of 3D NAND flash memory. These extra read fail bits are observed when the
Zhichao Du   +11 more
doaj   +1 more source

EDACs and test integration strategies for NAND flash memories [PDF]

open access: yes, 2010
Mission-critical applications usually presents several critical issues: the required level of dependability of the whole mission always implies to address different and contrasting dimensions and to evaluate the tradeoffs among them. A mass-memory device
Piazza, R.   +9 more
core   +1 more source

A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories [PDF]

open access: yes, 2012
In spite of the mature cell structure, the memory controller architecture of Multi-level cell (MLC) NAND Flash memories is evolving fast in an attempt to improve the uncorrected/miscorrected bit error rate (UBER) and to provide a more flexible usage ...
C. Zambelli   +19 more
core   +1 more source

3D NAND flash memory based on junction-less a-Si:H channel with high on/off current ratio

open access: yesAIP Advances, 2022
As the key hardware unit of computing in memory, 3D NAND flash memory has been the focus of the artificial intelligence (AI) era due to its high efficiency in processing massive and diverse data, which is superior to the conventional von-Neumann ...
Xinyue Yu   +7 more
doaj   +1 more source

A novel gate-all-around with back-gate (GAAB) 3D NAND flash memory structure for high performance with disturbance-less program operation

open access: yesMemories - Materials, Devices, Circuits and Systems, 2023
In this paper, we propose a gate-all-around with back-gate (GAAB) 3D NAND flash memory structure for high performance and reliability. First, in the selected string, we confirmed that the proposed structure can improve program performance using negative ...
Jae-Min Sim   +6 more
doaj   +1 more source

Home - About - Disclaimer - Privacy