Results 251 to 260 of about 6,822 (302)
Some of the next articles are maybe not open access.
Phase-domain all-digital phase-locked loop
IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2005A fully digital frequency synthesizer for RF wireless applications has recently been proposed. At its foundation lies a digitally controlled oscillator that deliberately avoids any analog tuning controls. When implemented in a digital deep-submicrometer CMOS process, the proposed architecture appears more advantageous over conventional charge-pump ...
Robert Bogdan Staszewski
exaly +2 more sources
A Second-Order All-Digital Phase-Locked Loop
IRE Transactions on Communications Systems, 1974A simple second-order digital phase-locked loop has been designed to synchronize itself to a square-wave subcarrier. Analysis and experimental performance are given for both acquisition behavior and steady-state phase error performance. In addition, the damping factor and the noise bandwidth are derived analytically. Although all the data are given for
Jack K. Holmes, Carl R. Tegnelia
exaly +2 more sources
A 5GHz 90-nm CMOS all digital phase-locked loop
2009 IEEE Asian Solid-State Circuits Conference, 2009 An all digital phase-locked loop (ADPLL) has been implemented in a 90-nm CMOS process. It uses a phase-frequency detector (PFD) connected to two time-to-digital converters (TDC). To save power the TDCs use delay line cells with uneven delay time. During frequency acquisition an automatic tuning bank controller selects active bank of the digitally ...
Ping Lu, Henrik Sjöland
core +3 more sources
Response of an All Digital Phase-Locked Loop
IEEE Transactions on Communications, 1974An all digital phase-locked loop (DPLL) is designed, analyzed, and tested. Three specific configurations are considered, generating first, second, and third order DPLL's; and it is found, using a computer simulation of a noise spike, and verified experimentally, that of these configurations the second-order system is optimum from the standpoint of ...
Joseph Garodnick +2 more
openaire +1 more source
Quantization Effects in All-Digital Phase-Locked Loops
IEEE Transactions on Circuits and Systems II: Express Briefs, 2007This brief analyzes the impact of the quantization noise sources in all-digital phase-locked loops (ADPLLs), recently employed as frequency synthesizers. In general, the in-band phase noise is not only caused by the phase quantization of the time-to-digital converter, but also by the frequency quantization of the digitally controlled oscillator (DCO ...
P. Madoglio +4 more
openaire +2 more sources
Designs of All Digital Phase Locked Loop
2014 Recent Advances in Engineering and Computational Sciences (RAECS), 2014Phase Locked Loop (PLL) is a feedback system that is configured as frequency multipliers, tracking generators, demodulators and clock recovery circuits. Today the most challenging requirement engineers' face is design of fast locking PLL with low jitter.
Aastha Singhal, Charu Madhu, Vijay Kumar
openaire +1 more source
An all digital BiCMOS phase lock loop for VLSI processors
Proceedings Ninth Great Lakes Symposium on VLSI, 2003A BiCMOS all digital phase lock loop is described. This design is suitable for applications such as clock recovery and frequency synthesis in VLSI processors where thermal stability is an important factor. The main block of the design consists of a digitally controlled oscillator with wide frequency range and high thermal stability compared to CMOS ...
Lim Chu Aun, S. M. Rezaul Hasan
openaire +1 more source
All Digital Phase Locked Loop for Low Frequency Applications
2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2018This paper presents an architecture for the All Digital Phase Locked Loop (ADPLL) suitable for low frequency applications having an optimum area and power overhead. The described ADPLL consists of Phase Frequency Detector (PFD), Binary search module, Digital Controlled Oscillator (DCO) and Direct Digital Synthesizer (DDS) all of these blocks are ...
Pradyuman R. Bissa, Kirti S. Pande
openaire +1 more source
ON THE DESIGN OF ADAPTIVE-BANDWIDTH ALL-DIGITAL PHASE-LOCKED LOOPS
Journal of Circuits, Systems and Computers, 2011The second-order adaptive-bandwidth all-digital phase-locked loop (ADB-ADPLL) is designed and analyzed by using a new design procedure. Based on a discrete-time analogy of a continuous-time PLL (CTPLL) with the z-transform, the design criterion of the ADB-ADPLL is derived and a design procedure is developed.
Yawgeng A. Chau, Chen-Feng Chen
openaire +1 more source
Teaching Methodology for All Digital Phase Locked Loop
2020 XI National Conference with International Participation (ELECTRONICA), 2020This paper discusses the methodology, the tasks, the material base and the problems in the teaching process of all digital phase locked loop. Different types of phase and phase-frequency detectors are examined. Their parameters are compared and the advantages and disadvantages for different applications are discussed.
Dimiter Badarov, Georgy Mihov
openaire +1 more source