Results 11 to 20 of about 230,133 (179)
New full‐wave rectifier based on modified voltage differencing transconductance amplifier
A full‐wave rectifier based on a modified voltage differencing transconductance amplifier‐MVDTA and four n‐MOS transistors (or inverting full‐wave rectifier), with no use of any passive elements is proposed in this paper.
Predrag B. Petrović
doaj +1 more source
Double silicon drift layers are used to reduce the specific on-resistance (Ron,sp) for a trench-gate-integrated lateral double-diffused MOSFET (DDL TG LDMOS) based on SOI technology in this paper.
Yuan Wang +7 more
doaj +1 more source
A low‐voltage and low‐power current‐mode winner‐take‐all (maximum) circuit
In this Letter, a new low‐voltage and low‐power current‐mode winner‐take‐all (WTA) circuit is proposed. The proposed circuit is able to operate with a low supply voltage requirement while exhibiting a high accuracy.
Hossein Yaghoobzadeh Shadmehri +3 more
doaj +1 more source
The theoretical analysis of breakdown model for a deep trench superjunction (DT-SJ) SiC VDMOS is presented in this paper. The vertical electric field distribution is derived by the electric field decomposition.
Tao Liu +7 more
doaj +1 more source
Dual‐channel pre‐regulator structure for the bandgaps in high step‐down DC‐DC converters
High step‐down DC‐DC converters require a robust and low power pre‐regulated supply for bandgap reference. This paper proposes a structure that comprised of two current paths to achieve energy efficient pre‐regulation under high and low input voltage ...
Jiarui Ren, Yue Zhao, Zhiming Xiao
doaj +1 more source
In this letter, a new rail‐to‐rail two‐stage regenerative comparator for low supply voltage applications is presented. A rail‐to‐rail operation is achieved by utilizing an inverse inverter pre‐amplifier.
Hadi Pahlavanzadeh +2 more
doaj +1 more source
The fully passive noise shaping (NS) successive approximation register (SAR) analog‐to‐digital converters (ADCs) are simple, operational transconductance amplifier (OTA) free and scaling friendly. Previous passive NS‐SAR ADCs rely on the multi‐path‐input
Xingshuai Zou, Jiaxin Liu, Qiang Li
doaj +1 more source
It is difficult for structural over-complete dictionaries such as the Gabor function and discriminative over-complete dictionary, which are learned offline and classified manually, to represent natural images with the goal of ideal sparseness and to ...
Zheng-Zhou Li +7 more
doaj +1 more source
A three‐stage rail‐to‐rail bulk‐driven class AB OTA that operates with ±0.15 V supplies and a power dissipation of 90 nW is introduced. The first two stages use resistive local common mode feedback. The OTA uses simple phase lead compensation.
Manaswini Gangineni +6 more
doaj +1 more source
Asynchronous SAR ADC with self‐timed track‐and‐hold
This paper presents an asynchronous SAR ADC featuring a self‐timed track‐and‐hold (STH) architecture. The design aims to address the common timing issue of divider‐based clock generation, where the fixed‐time track‐and‐hold (FTH) period often results in ...
Sunghyun Bae +4 more
doaj +1 more source

