Results 1 to 10 of about 1,618 (161)

A Self-Timed Multipurpose Delay Sensor for Field Programmable Gate Arrays (FPGAs) [PDF]

open access: yesSensors, 2013
This paper presents a novel self-timed multi-purpose sensor especially conceived for Field Programmable Gate Arrays (FPGAs). The aim of the sensor is to measure performance variations during the life-cycle of the device, such as process variability ...
Carlos Gómez Osuna   +2 more
doaj   +5 more sources

A Review on Soft Error Correcting Techniques of Aerospace-Grade Static RAM-Based Field-Programmable Gate Arrays [PDF]

open access: yesSensors
Aerospace-grade SRAM-based field-programmable gate arrays (FPGAs) used in space applications are highly susceptible to single event effects, leading to soft errors in FPGAs.
Weihang Wang   +4 more
doaj   +2 more sources

Computing a Group of Polynomials over a Galois Field in FPGA Architecture

open access: yesMathematics, 2021
For the most extensive range of tasks, such as real-time data processing in intelligent transport systems, etc., advanced computer-based techniques are required. They include field-programmable gate arrays (FPGAs).
Sergei V. Shalagin
doaj   +1 more source

RETRACTED: Express Data Processing on FPGA: Network Interface Cards for Streamlined Software Inspection for Packet Processing

open access: yesApplied System Innovation, 2023
Modern computers’ network interface cards (NICs) are undergoing changes in order to handle greater data rates and assist with scaling problems caused by general-purpose CPU technology.
Sunkari Pradeep   +4 more
doaj   +1 more source

A Four-Context Programmable Optically Reconfigurable Gate Array With a Reflective Silver-Halide Holographic Memory

open access: yesIEEE Photonics Journal, 2011
This paper presents a proposal for a four-context programmable optically reconfigurable gate array (PORGA) with a high-resolution reflective silver-halide holographic memory and a corresponding writer system.
Shinya Kubota, Minoru Watanabe
doaj   +1 more source

FPGA-Based Architectures for Acoustic Beamforming with Microphone Arrays: Trends, Challenges and Research Opportunities

open access: yesComputers, 2018
Over the past decades, many systems composed of arrays of microphones have been developed to satisfy the quality demanded by acoustic applications. Such microphone arrays are sound acquisition systems composed of multiple microphones used to sample the ...
Bruno da Silva   +2 more
doaj   +1 more source

Implementation of Efficient XOR Arbiter PUF on FPGA With Enhanced Uniqueness and Security

open access: yesIEEE Access, 2022
Physically unclonable functions (PUFs) are recently utilized as a promising security solution for authentication and identification of internet of things (IoT) devices. In this article, we present an efficient implementation of XOR Arbiter PUF (XOR APUF)
N. Nalla Anandakumar   +2 more
doaj   +1 more source

FaaM: FPGA-as-a-Microservice - A Case Study for Data Compression [PDF]

open access: yesEPJ Web of Conferences, 2019
Field-programmable gate arrays (FPGAs) have largely been used in communication and high-performance computing and given the recent advances in big data and emerging trends in cloud computing (e.g., serverless [18]), FPGAs are increasingly being ...
Ojika David   +3 more
doaj   +1 more source

Three Realizations and Comparison of Hardware for Piezoresistive Tactile Sensors

open access: yesSensors, 2011
Tactile sensors are basically arrays of force sensors that are intended to emulate the skin in applications such as assistive robotics. Local electronics are usually implemented to reduce errors and interference caused by long wires.
Rafael Navas-González   +4 more
doaj   +1 more source

Improved hybrid scrubbing scheme for spaceborne static random access memory-based field programmable gate arrays

open access: yesThe Journal of Engineering, 2019
With the shrinking feature sizes of static random access memory-based field programmable gate arrays (FPGAs), the occurrence probability of multiple-cell upsets (MCUs) in FPGAs continues to increase. This reduces the reliability of FPGAs.
Yue Li   +3 more
doaj   +1 more source

Home - About - Disclaimer - Privacy