An Ultra-Low-Power Track-and-Hold Amplifier [PDF]
The future of electronics is the Internet of Things (IoT) paradigm, where always-on devices and sensors monitor and transform everyday life. A plethora of applications (such as navigating drivers past road hazards or monitoring bridge and building ...
Niemela, George Earl
core +1 more source
Inductive line tunneling FET using epitaxial tunnel layer with Ge-source and charge enhancement insulation. [PDF]
Lin JT, Chang YC.
europepmc +1 more source
Gate-to-channel parasitic capacitance minimization and source-drain leakage evaluation in germanium PMOS [PDF]
This work studies the behavior of both gate-to-channel capacitance (CGC) and source-channel-drain/well leakage in metal-gate/high-κ/Ge PMOS technology (W = 10 μm and L = 10; 5; 1 μm) under development at IMEC.
Krom, Raymond T.
core +1 more source
The understanding of the impact of efficiently optimized underlap length on analog/RF performance parameters of GNR-FETs. [PDF]
Ahmad MA, Kumar J.
europepmc +1 more source
Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems [PDF]
In this paper, a novel low-power design technique is proposed to minimize the standby leakage power in nanoscale CMOS very large scale integration (VLSI) systems by generating the adaptive optimal reverse body-bias voltage. The adaptive optimal body-bias
Choi, Minsu +2 more
core +1 more source
Simulation Study: The Impact of Structural Variations on the Characteristics of a Buried-Channel-Array Transistor (BCAT) in DRAM. [PDF]
Sun M, Baac HW, Shin C.
europepmc +1 more source
Investigation of Erase Cycling Induced Joint Dummy Cell Disturbance in Dual-Deck 3D NAND Flash Memory. [PDF]
You K, Jin L, Jia J, Huo Z.
europepmc +1 more source
Development and modeling of a low temperature thin-film CMOS on glass [PDF]
The push to develop integrated systems using thin-film transistors (TFT) on insulating substrates (i.e. glass) has always been limited due to low-mobility semiconducting films such as amorphous and polycrystalline silicon.
Manley, Robert G.
core +1 more source
Effects of Poly-Si Grain Boundary on Retention Characteristics under Cross-Temperature Conditions in 3-D NAND Flash Memory. [PDF]
An U +6 more
europepmc +1 more source
Mathematical Modeling of Drain Current Estimation in a CSDG MOSFET, Based on La2O3 Oxide Layer with Fabrication-A Nanomaterial Approach. [PDF]
Gowthaman N, Srivastava VM.
europepmc +1 more source

