Inductive line tunneling FET using epitaxial tunnel layer with Ge-source and charge enhancement insulation. [PDF]
Lin JT, Chang YC.
europepmc +1 more source
The understanding of the impact of efficiently optimized underlap length on analog/RF performance parameters of GNR-FETs. [PDF]
Ahmad MA, Kumar J.
europepmc +1 more source
Simulation Study: The Impact of Structural Variations on the Characteristics of a Buried-Channel-Array Transistor (BCAT) in DRAM. [PDF]
Sun M, Baac HW, Shin C.
europepmc +1 more source
Degradation in gate-induced drain leakage (GIDL) current of n-MOSFET's with conventional SiO2 and oxynitride as gate dielectrics under hot-carrier stresses at different gate voltages is investigated.
Lai, PT +3 more
core
Investigation of Erase Cycling Induced Joint Dummy Cell Disturbance in Dual-Deck 3D NAND Flash Memory. [PDF]
You K, Jin L, Jia J, Huo Z.
europepmc +1 more source
Leakage scaling in deep submicron CMOS for SoC
[[abstract]]In this paper, we demonstrate the effects of CMOS technology scaling on the high temperature characteristics (from 25 degreesC to 125 degreesC of the four components of off-state drain leakage (I-off) [i.e., subthreshold leakage (I-sub), gate
林佑昇, Lin, YS
core
N-Type Nanosheet FETs without Ground Plane Region for Process Simplification. [PDF]
Lee KS, Park JY.
europepmc +1 more source
Mathematical Modeling of Drain Current Estimation in a CSDG MOSFET, Based on La2O3 Oxide Layer with Fabrication-A Nanomaterial Approach. [PDF]
Gowthaman N, Srivastava VM.
europepmc +1 more source
Effects of Poly-Si Grain Boundary on Retention Characteristics under Cross-Temperature Conditions in 3-D NAND Flash Memory. [PDF]
An U +6 more
europepmc +1 more source
SRAM Cell Design Challenges in Modern Deep Sub-Micron Technologies: An Overview. [PDF]
Gul W, Shams M, Al-Khalili D.
europepmc +1 more source

