Dynamic pass bias control for temperature-resilient neural networks using vertical NAND flash memory. [PDF]
Nano ConvergPark SH +11 more
europepmc +1 more source
CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory. [PDF]
Sci Adv, 2021 Kim MK, Kim IJ, Lee JS.
europepmc +1 more source
Enabling scalable ferroelectric-based future generation vertical NAND flash with bonding-friendly architecture: strategies for erase and disturb optimization. [PDF]
Nanoscale AdvSong I, Kim J, Lee S, Myeong I.
europepmc +1 more source
In questa tesi verranno trattate le memorie Flash. Partendo da una breve introduzione all'argomento, si studierà prima il funzionamento a livello fisico del transistor, il suo inserimento in un'architettura a NAND e i metodi di accesso e scrittura del dati in tale contesto.
openaire +1 more source
Wordline Input Bias Scheme for Neural Network Implementation in 3D-NAND Flash. [PDF]
Biomimetics (Basel)Hwang H, Kim G, Yu D, Kim H.
europepmc +1 more source
Middle Interlayer Engineered Ferroelectric NAND Flash Overcoming Reliability and Stability Bottlenecks for Next-Generation High-Density Storage Systems. [PDF]
Adv Sci (Weinh)Kim G +12 more
europepmc +1 more source
Balancing Page Endurance Variation Between Layers to Extend 3D NAND Flash Memory Lifetime. [PDF]
Micromachines (Basel)Wang J, Fan Y, Du Y, Huang S, Wan Y.
europepmc +1 more source
Origin of the Temperature Dependence of Gate-Induced Drain Leakage-Assisted Erase in Three-Dimensional nand Flash Memories. [PDF]
Micromachines (Basel)Refaldi DG +4 more
europepmc +1 more source
A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory. [PDF]
Micromachines (Basel)You K, Jin L, Jia J, Huo Z.
europepmc +1 more source