Results 101 to 110 of about 1,986,606 (160)
CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory. [PDF]
Sci Adv, 2021 Kim MK, Kim IJ, Lee JS.
europepmc +1 more source
Cost-based Optimization of Block Recycling Scheme in NAND Flash Memory Based Storage System
, 2007 ??????????????? ?????? ????????? ???????????? ????????? ???????????? ?????? SSD(Solid State Disk) ????????? ????????? ??????????????? ??? ?????? ????????? ???????????? ??????. ????????? ????????? ???????????? ??????, ????????????, ?????? ????????? ???????
Ahn ,Seongjun +4 more
core
e-Prime: Advances in Electrical Engineering, Electronics and EnergyData storage in electronic devices has been revolutionised by 3D NAND flash memory. However, polycrystalline silicon and grain boundaries offer issues that greatly affect memory performance in terms of string current and Program-Erase Threshold Voltage ...
Dikendra Verma +2 more
doaj +1 more source
Modeling NAND Flash Memories for Circuit Simulations
, 2007 In this paper, we will present the basic structure and the parameter extraction procedure for a compact model of a NAND Flash memory string working in Spice-like circuit simulators.
L. Larcher +8 more
core +1 more source
NAND flash reliability with rank modulation
, 2015 The reliability of NAND flash memory decreases rapidly as density increases, preventing the wide adoptions of flash-based storage systems. A novel data representation scheme named rank modulation (RM) is discussed for improving NAND flash reliability. RM
Bruck, Jehoshua +3 more
core +1 more source
PosFFS2 : A New NAND Flash Memory File System Supporting Snapshot In Embedded Linux
, 2010 MasterFlash memory is widely used as a storage device for mobile devices because of its lightweight and non-volatility. Flash memory comes in two favors: NOR and NAND. NOR is byte-addressable and designed for code storage.
오용석
core
Error correction codes in NAND flash memory
, 2015 Error Correction Codes (ECC) are used in NAND Flash memories to detect and correct bit-errors. With shrinking technology nodes and increased memory complexity, bit error rates continue to grow.
Regulapati, Varsha
core +1 more source
Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme. [PDF]
Front Neurosci, 2020 Lee ST, Lee JH.
europepmc +1 more source
Memory-efficient compressed filesystem architecture for NAND flash-based embedded systems
, 2018 Cost-effectiveness is one of the most critical factors in the development of low-end embedded systems. The use of a compressed filesystem is a simple but effective solution for achieving such costeffectiveness.
반효경
core +1 more source