Results 21 to 30 of about 217,499 (262)
Soft Error Resilient System Design through Error Correction [PDF]
This paper presents an overview of the Built-In Soft Error Resilience (BISER) technique for correcting soft errors in latches, flip-flops and combinational logic. The BISER technique enables more than an order of magnitude reduction in chip-level error soft rate with minimal area impact, 6-10% chip-level power impact, and 1-5% performance impact ...
Subhasish Mitra +4 more
openaire +1 more source
Identify Silent Data Corruption Vulnerable Instructions Using SVM
Silent data corruption (SDC) is the most insidious and harmful result type of soft error. Identify program vulnerable instructions (PVIns) that are likely to cause SDCs is extremely significant on selective software-based protection techniques.
Na Yang, Yun Wang
doaj +1 more source
A Methodology to Assess Output Vulnerability Factors for Detecting Silent Data Corruption
As process technology scales, electronic devices become more susceptible to soft error induced by radiation. Silent data corruption (SDC) is considered the most severe outcome incurred by soft error.
Junchi Ma, Zongtao Duan, Lei Tang
doaj +1 more source
CRC-Aided Fixed Complexity Error Pattern Estimation Technique
Various techniques using cyclic redundancy check (CRC) codes for error correction have been proposed. In previous techniques, a small number of unreliable bits in a packet were toggled in order to change negative acknowledgement (NAK) into ...
Juhee Yun, Nulibyul Kim, Jaekwon Kim
doaj +1 more source
A Cell Sizing Technique for Mitigating Logic Soft Errors in Gate-level Designs
The effect of logic soft errors on the degradation of the reliability becomes more crucial in the case of nano-meter semiconductor designs. Several hardening techniques have been reported from the transistor- to system-level.
KIM, J. T., PARK, J. K.
doaj +1 more source
Optimized Multiple-Bit-Flip Soft-Errors-Tolerant TCAM using Machine Learning
Soft errors from radiations can change the data in electronic devices especially memory cells such as in TCAMs. The soft errors cause bit-flip errors that makes the data are corrupted in the network.
Infall Syafalni, Trio Adiono
doaj +1 more source
With the rapid development of semiconductor technology, the reduction in device operating voltage and threshold voltage has made integrated circuits more susceptible to the effects of particle radiation. Moreover, as process sizes decrease, the impact of
Rui Dong +6 more
doaj +1 more source
This paper presents two novel quadruple cross-coupled memory cell designs, namely QCCM10T and QCCM12T, with protection against single event upsets (SEUs) and double-node upsets (DNUs).
Aibin Yan +6 more
doaj +1 more source
Combining PTEN protein assessment and transcriptomic profiling of prostate tumors, we uncovered a network enriched in senescence and extracellular matrix (ECM) programs associated with PTEN loss and conserved in a mouse model. We show that PTEN‐deficient cells trigger paracrine remodeling of the surrounding stroma and this information could help ...
Ivana Rondon‐Lorefice +16 more
wiley +1 more source
Optical Multi-Context Blind Scrubbing for Field Programmable Gate Arrays
This paper presents aproposal of a new optical multi-context blind scrubbing that can not only increase the soft-error tolerance of the configuration memory of field programmable gate arrays (FPGAs) but also support high-speed dynamic reconfiguration ...
Yusuke Takaki, Minoru Watanabe
doaj +1 more source

