Neural Fields for Highly Accelerated 2D Cine Phase Contrast MRI
ABSTRACT 2D cine phase contrast (CPC) MRI provides quantitative information on blood velocity and flow within the human vasculature. However, data acquisition is time‐consuming, motivating the reconstruction of the velocity field from undersampled measurements to reduce scan times. In this work, neural fields are proposed as a continuous spatiotemporal
Pablo Arratia +7 more
wiley +1 more source
Dynamic task offloading in vehicular networks using large language models for adaptive low latency decision making. [PDF]
Trabelsi Z, Ali M, Qayyum T, Tariq A.
europepmc +1 more source
SRAM based Gaussian noise generation for post quantum cryptography. [PDF]
Kim MS, Jeon SB, Kim S.
europepmc +1 more source
Cognitive effects of methamphetamine and amphetamine withdrawal in rodents: a systematic review. [PDF]
Poorvii R +8 more
europepmc +1 more source
Attractor-Based Models for Sequences and Pattern Generation in Neural Circuits. [PDF]
Alvarez JL, Morrison K, Curto C.
europepmc +1 more source
An Explainable Markov Chain-Machine Learning Sequential-Aware Anomaly Detection Framework for Industrial IoT Systems Based on OPC UA. [PDF]
Ghazi Y, Tabaa M, Ennaji M, Zaz G.
europepmc +1 more source
Dynamic multi-objective aviation maintenance scheduling: an algorithmic framework. [PDF]
Qi L, Lv C, Zhang T, Wang Y.
europepmc +1 more source
Related searches:
2D Materials‐Based Static Random‐Access Memory
Advanced Materials, 2022Abstract2D transition‐metal dichalcogenide semiconductors, such as MoS2 and WSe2, with adequate bandgaps are promising channel materials for ultrascaled logic transistors. This scalability study of 2D material (2DM)‐based field‐effect transistor (FET) and static random‐access memory (SRAM) cells analyzing the impact of layer thickness reveals that the ...
Yi Wan, Lain-Jong Li, Chih-Pin Lin
exaly +3 more sources
A 128Kb CMOS static random-access memory
IBM Journal of Research and Development, 1991This paper describes an all-CMOS 128Kb static random-access memory (SRAM) with emitter-coupled-logic (ECL) I/O compatibility which was designed for the air-cooled Enterprise System/9000™ processors. Access time of 6.5 ns is achieved using 0.5-µm channel length and 1.0-µm minimum geometry. Pipelining and self-resetting circuit techniques permit the chip
Jeff L. Chu +2 more
exaly +2 more sources

