A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors [PDF]
A new type of heterojunction non-volatile memory transistor (H-MTR) has been developed, in which the negative transconductance (NTC) characteristics can be controlled systematically by a drain-aligned floating gate.
Chungryeol Lee +5 more
doaj +2 more sources
Ternary Logic with Stateful Neural Networks Using a Bilayered TaOX‐Based Memristor Exhibiting Ternary States [PDF]
A memristive stateful neural network allowing complete Boolean in‐memory computing attracts high interest in future electronics. Various Boolean logic gates and functions demonstrated so far confirm their practical potential as an emerging computing ...
Young Seok Kim +11 more
doaj +2 more sources
Demonstration of p-type stack-channel ternary logic device using scalable DNTT patterning process [PDF]
A p-type ternary logic device with a stack-channel structure is demonstrated using an organic p-type semiconductor, dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT).
Yongsu Lee +8 more
doaj +2 more sources
Ternary Logic Design Based on Novel Tunneling-Drift-Diffusion Field-Effect Transistors [PDF]
In this paper, a novel Tunneling-Drift-Diffusion Field-Effect Transistor (TDDFET) based on the combination of the quantum tunneling and conventional drift-diffusion mechanisms is proposed for the design of ternary logic circuits. The working principle of
Bin Lu +7 more
doaj +2 more sources
Coding-Decoding Ternary Logic [PDF]
In this paper ternary logic is encoded into binary and certain processes were conducted on binary logic after which the binary is decoded to ternary.
Rawnaq A. Habeeb
doaj +2 more sources
Novel Ternary Logic Gates Design in Nanoelectronics [PDF]
In this paper, standard ternary logic gates are initially designed to considerably reduce static power consumption. This study proposes novel ternary gates based on two supply voltages in which the direct current is eliminated and the leakage current is ...
Sajjad Etezadi, Seied Ali Hosseini
doaj +4 more sources
Reconfigurable binary and ternary logic devices enabling logic state modulation [PDF]
This paper reports a reconfigurable binary–ternary transistor with a controllable voltage range and current level for the intermediate logic state. The proposed functions were demonstrated using an indium–gallium–zinc-oxide channel with a dual-gate ...
Yonghyun Albert Kwon +5 more
doaj +2 more sources
Binary and ternary logic-in-memory using nanosheet feedback field-effect transistors with triple-gated structure [PDF]
In this study, we demonstrate binary and ternary logic-in-memory (LIM) operations of inverters and NAND and NOR gates comprising nanosheet (NS) feedback field-effect transistors (FBFETs) with a triple-gated structure. The NS FBFETs are reconfigured in p-
Jongseong Han +4 more
doaj +2 more sources
Ternary combinational logic gate design based on tri-valued memristors
Traditional binary combinational logic circuits are generally obtained by cascading multiple basic logic gate circuits, using more components and complicated wiring.
Xiao-Jing Li +6 more
doaj +1 more source
In this study, the logic‐in‐memory operations are demonstrated of ternary NAND and NOR logic gates consisting of double‐gated feedback field‐effect transistors.
Jaemin Son +3 more
doaj +1 more source

