Novel Nonvolatile Memory for System on Panel Applications
, 2010 Recently, active matrix flat-panel displays are widely used in consumer electronic products. With increasing popularity of flat-panel displays, market competition becomes more intense and demands for high performance flat-panel displays are increasing ...
Jian, Fu-yen
core
Study on the 2nd Bit Effect of Scaled Two Bits Per Cell Storage SONOS Type Flash Memory
, 2014 本篇論文主要著重於二位元儲存的SONOS 快閃式記憶體之第二位元效應的探討。在我們的實驗設計裡.所討論的議題主要包括:通道長度和深埋式擴散(源/汲極接面)離子佈值濃度。而在此研究中,二位元儲存的SONOS元件為一n型通道金氧半場效電晶體加一ONO閘極所構成。與傳統SONOS元件不同之處在於其具有較厚的底部氧化層，可避免電荷直接穿隧流失，且操作方式分別為熱電子寫入(hot electron program) 以及熱電洞抹除(band-to-band hot hole erase)。因此我們在寫入狀態後 ...
吳冠緯, Wu, Kuan-Wei
core
Caratterizzazione elettrica di celle NOR Flash per applicazioni neuromorfiche
, 2018 LAUREA MAGISTRALELe reti neurali biologiche rappresentano un sistema estremamente complesso in grado di apprendere, elaborare segnali, memorizzare dei ricordi sfruttando una quantità molto piccola di energia.
DIKA, MATILDA
core
Memory characteristics of silicon nanowire transistors generated by weak impact ionization. [PDF]
Sci Rep, 2017 Lim D, Kim M, Kim Y, Kim S.
europepmc +1 more source
Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory. [PDF]
Materials (Basel), 2010 Sakai S, Takahashi M.
europepmc +1 more source
Mechanism of data retention on semiconductor memories
Semiconductor memories can be divided into two main categories: random-access memories (RAMs) and read-only memories (ROMs). Once the power supply is switched off, the former loses stored information and the latter keeps stored information and for that ...
Kamohara, Shiro +4 more
core
A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory. [PDF]
Micromachines (Basel)You K, Jin L, Jia J, Huo Z.
europepmc +1 more source
Repurposing Si CMOS nonidealities for stochastic and analog image processing. [PDF]
Sci AdvKwak B +11 more
europepmc +1 more source
CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology. [PDF]
Nanomaterials (Basel)Radamson HH +30 more
europepmc +1 more source