Architecture and Process Integration Overview of 3D NAND Flash Technologies
In the past few decades, NAND flash memory has been one of the most successful nonvolatile storage technologies, and it is commonly used in electronic devices because of its high scalability and reliable switching properties.
Geun Ho Lee +3 more
doaj +3 more sources
3D NAND Flash Memory Based on Double-Layer NC-Si Floating Gate with High Density of Multilevel Storage [PDF]
As a strong candidate for computing in memory, 3D NAND flash memory has attracted great attention due to the high computing efficiency, which outperforms the conventional von-Neumann architecture. To ensure 3D NAND flash memory is truly integrated in the
Xinyue Yu +6 more
doaj +2 more sources
Concealable physical unclonable functions using vertical NAND flash memory [PDF]
Physical Unclonable Functions (PUFs) can address the demand for enhanced hardware security. Vertical NAND (V-NAND) flash memory is the most commercialized non-volatile memory.
Sung-Ho Park +5 more
doaj +2 more sources
Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash [PDF]
The bit density is generally increased by stacking more layers in 3D NAND Flash. Gate-induced drain leakage (GIDL) erase is a critical enabler in the future development of 3D NAND Flash.
Tao Yang +4 more
doaj +2 more sources
EDACs and test integration strategies for NAND flash memories [PDF]
Mission-critical applications usually presents several critical issues: the required level of dependability of the whole mission always implies to address different and contrasting dimensions and to evaluate the tradeoffs among them. A mass-memory device
Stefano Di Carlo +3 more
openalex +5 more sources
Impact of Program–Erase Operation Intervals at Different Temperatures on 3D Charge-Trapping Triple-Level-Cell NAND Flash Memory Reliability [PDF]
Three-dimensional charge-trapping (CT) NAND flash memory has attracted extensive attention owing to its unique merits, including huge storage capacities, large memory densities, and low bit cost.
Xuesong Zheng +6 more
doaj +2 more sources
Leveraging the page buffer data cache for enhanced programmability in NAND flash memories with on‐chip microcontrollers [PDF]
This paper proposes a simple yet effective scheme for NAND Flash memories that employ on‐chip microcontroller units (MCUs) to manage internal array operations.
Geonu Kim
doaj +2 more sources
Architectural and Integration Options for 3D NAND Flash Memories
Nowadays, NAND Flash technology is everywhere, since it is the core of the code and data storage in mobile and embedded applications; moreover, its market share is exploding with Solid-State-Drives (SSDs), which are replacing Hard Disk Drives (HDDs) in ...
Rino Micheloni +3 more
doaj +3 more sources
Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme [PDF]
A novel operation scheme is proposed for high-density and highly robust neuromorphic computing based on NAND flash memory architecture. Analog input is represented with time-encoded input pulse by pulse width modulation (PWM) circuit, and 4-bit synaptic ...
Sung-Tae Lee, Jong-Ho Lee
doaj +2 more sources
Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory [PDF]
This paper presents a coding scheme based on bilayer low-density parity-check (LDPC) codes for multi-level cell (MLC) NAND flash memory. The main feature of the proposed scheme is that it exploits the asymmetric properties of an MLC flash channel and ...
Lingjun Kong +3 more
doaj +2 more sources

