Enhanced overloaded code division multiple access for network on chip
IET Computers & Digital Techniques, 2022 The Code‐division multiple access (CDMA) method is commonly used as the network infrastructure in multi‐core chips. One of its advantages is the simultaneous connection of all network components. Another advantage is the constant delay of this method. On
Behnam Vakili, Morteza Gholipour
doaj +1 more source
A Novel 3D Mesh-Based NoC Architecture for Performance Improvement
Majlesi Journal of Electrical Engineering, 2022 Applying semiconductor technology, network-on-chips (NoCs) are designed on silicon chips to expand on-chip communications. Three-dimensional (3D) mesh-based architecture is also known as a basic NoC architecture characterized by better energy consumption
Navid Habibi +2 more
doaj +1 more source
A global wire planning scheme for Network-on-Chip. [PDF]
, 2003 As technology scales down, the interconnect for on-chip global communication becomes the delay bottleneck. In order to provide well-controlled global wire delay and efficient global communication, a packet switched Network-on-Chip (NoC) architecture was ...
J. Liu +10 more
core +1 more source
Transient Error Correction Coding Scheme for Reliable Low Power Data Link Layer in NoC
IEEE Access, 2020 Ensuring reliable data transmission in multicore System on Chip (SoC), which employs Network on Chip (NoC), is a challenging task. This task is well addressed by Error Correcting Codes (ECC) in on-chip as well as off-chip networks.
M. Vinodhini, N. S. Murty, T. K. Ramesh
doaj +1 more source
Wireless Network-on-Chip Security Review: Attack Taxonomy, Implications, and Countermeasures
IEEE Access, 2023 Network-on-chip (NoC) is a critical on-chip communication framework that underpins high-performance multicore computing and network system architectures.
Lashmi Kondoth +3 more
doaj +1 more source
Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs
Моделирование и анализ информационных систем, 2017 In this paper, a modern CPU architecture with several different cache levels is described, and current CPU performance limitations such as silicone physical limitations or frequency increase bounds are mentioned.
Maria S. Komar
doaj +1 more source
A Routing-Aware Simulated Annealing-based Placement Method in Wireless Network on Chips [PDF]
Journal of Artificial Intelligence and Data Mining, 2020 Wireless network on chip (WiNoC) is one of the promising on-chip interconnection networks for on-chip system architectures. In addition to wired links, these architectures also use wireless links.
A.R. Tajary, E. Tahanian
doaj +1 more source
Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection [PDF]
, 2006 The performance of Network-on-Chip (NoC) largely depends on the underlying routing techniques, which have two constituencies: output selection and input selection.
Schmitz, Marcus T. +5 more
core +1 more source
Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications
Journal of Low Power Electronics and Applications, 2017 To allow fast communication—at several Gb/s—of multimedia content among processors and memories in a multi-processor system-on-chip, a new approach is emerging in literature: Wireless Network-on-Chip (WiNoC).
Fernando Gutierrez
doaj +1 more source
An Optimized Nature-Inspired Metaheuristic Algorithm for Application Mapping in 2D-NoC
Sensors, 2021 Mapping application task graphs on intellectual property (IP) cores into network-on-chip (NoC) is a non-deterministic polynomial-time hard problem. The evolution of network performance mainly depends on an effective and efficient mapping technique and ...
Saleha Sikandar +5 more
doaj +1 more source