Results 171 to 180 of about 1,742 (210)

High-rate quantum key distribution with compact state preparation and detection. [PDF]

Proc Natl Acad Sci U S A
Fan-Yuan GJ, Xie WX, He DY, Huang XJ, Wang S, Yin ZQ, Chen W, Li Q, Mao HK, Zhang GW, Wang YL, Guo GC, Han ZF.   +12 more
europepmc   +1 more source

A 4-Channel 0.23<i>mm</i> ² Voltage-to-Time Converter AFE with 3.7<i>μVrms</i> Noise and 480<i>nW</i> Galvanic Impulse Uplink. [PDF]

Conf Proc (Midwest Symp Circuits Syst)
Bandali M, Riley M, Johnson BC.
europepmc   +1 more source

Quantum entanglement network enabled by a state-multiplexing quantum light source. [PDF]

Light Sci Appl
Fan YR, Luo Y, Guo K, Wu JP, Zeng H, Deng GW, Wang Y, Song HZ, Wang Z, You LX, Guo GC, Zhou Q.   +11 more
europepmc   +1 more source

Integrated Ultrasound Device for Precision Bladder Volume Monitoring via Acoustic Focusing and Machine Learning. [PDF]

Adv Sci (Weinh)
Cao LL, Wang FW, Xue J, Liu F, Jin ML.
europepmc   +1 more source

Design and implementation of a high resolution, multi-hit time-to-digital converter (TDC) on FPGA

openaire   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Cyclic time domain successive approximation time-to-digital converter (TDC) with sub-ps-level resolution

2011 IEEE International Instrumentation and Measurement Technology Conference, 2011
This paper describes a cyclic time domain successive approximation (CTDSA) architecture that can be used as an interpolator in a time-to-digital converter (TDC). The new architecture of the CTDSA achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range.
Mäntyniemi Antti, Kostamovaara Juha Tapio, Alahdab Salim   +2 more
exaly   +5 more sources

A 12-bit digital-to-time converter (DTC) for time-to-digital converter (TDC) and other time domain signal processing applications

NORCHIP 2010, 2010
This paper describes a digital-to-time converter (DTC) architecture that can be used as a fine interpolator in a time-to-digital converter (TDC) or as an adjustable delay in clock deskewing, for example. The new architecture of the DTC achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range.
Salim Al-Ahdab, Antti Mantyniemi, Juha Kostamovaara   +2 more
openaire   +3 more sources

A 20-ps Time-to-Digital Converter (TDC) Implemented in Field-Programmable Gate Array (FPGA) with Automatic Temperature Correction

IEEE Transactions on Nuclear Science, 2014
This paper presents an automatic temperature correction design for carry chain based time-to-digital converter (TDC) in field-programmable gate array (FPGA). The bin-by-bin calibrations under different temperatures are performed for both plain TDC and Wave Union TDC to characterize the influence of temperature variation on the delay time of carry chain.
Weibin Pan, Guanghua Gong, Jianmin Li
openaire   +3 more sources

A 12-bit digital-to-time converter (DTC) with sub-ps-level resolution using current DAC and differential switch for time-to-digital converter (TDC)

2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings, 2012
This paper describes a digital-to-time converter (DTC) architecture that can be used as interpolator in a time-to-digital converter (TDC). The new architecture of the DTC achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range.
Mäntyniemi Antti, Kostamovaara Juha Tapio, Alahdab Salim   +2 more
openaire   +3 more sources

High resolution time-to-digital converter (TDC) implemented in field programmable gate array (FPGA) with compensated process voltage and temperature (PVT) variations

Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2012
Abstract The paper presents and compares FPGA implementations of Time-to-Digital Converters (TDC) developed in the framework of the XNAP project, an international collaboration building Avalanche Photo Diode based area X-ray detectors. We are revisiting and presenting updated results achieved with recent components of two different TDC architectures ...
C. Hervé, J. Cerrai, T. Le Caër
openaire   +3 more sources