Investigating Floating-Gate Topology Influence on van der Waals Memory Performance. [PDF]
Zheng H +6 more
europepmc +1 more source
Valence fragmentation dynamics of a promising low global warming etching gas CF<sub>3</sub>CHCF<sub>2</sub>. [PDF]
Nguyen TT +3 more
europepmc +1 more source
Advances in core technologies for semiconductor manufacturing: applications and challenges of atomic layer etching, neutral beam etching and atomic layer deposition. [PDF]
Lee TY +8 more
europepmc +1 more source
Beyond the Silicon Plateau: A Convergence of Novel Materials for Transistor Evolution. [PDF]
Lee JH +5 more
europepmc +1 more source
From Light to Logic: Recent Advances in Optoelectronic Logic Gate. [PDF]
Kim W +5 more
europepmc +1 more source
A comprehensive review of advanced trends: from artificial synapses to neuromorphic systems with consideration of non-ideal effects. [PDF]
Kim K, Song MS, Hwang H, Hwang S, Kim H.
europepmc +1 more source
Charge-trap synaptic device with polycrystalline silicon channel for low power in-memory computing. [PDF]
Park MK +7 more
europepmc +1 more source
Compaction-Aware Flash Memory Remapping for Key-Value Stores. [PDF]
Wang J, Yang Z, Fan Y, Du Y.
europepmc +1 more source
Inverse Lithography Technology (ILT) Under Chip Manufacture Context. [PDF]
Meng X, Chen C, Ni J.
europepmc +1 more source
Related searches:
3D Charge Trap NAND Flash Memories
ECS Transactions, 2016This chapter starts off with 2 vertical channel architectures named BiCS (Bit Cost Scalable) and P-BiCS (Pipe-Shaped BiCS), respectively. BiCS was proposed for the first time by Toshiba in 2007, and another version called P-BiCS was presented in 2009 to improve retention, source selector performances and source line resistance.
Luca Crippa, Rino Micheloni
openaire +2 more sources

