A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix. [PDF]
Zhang M, Wang H, Liu Y.
europepmc +1 more source
Memory-Efficient Deep Learning on a SpiNNaker 2 Prototype. [PDF]
Liu C +10 more
europepmc +1 more source
Design of a digitally controlled ring oscillator for ADPLL
Sayısal olarak kontrol edilen osilatör, özellikle PLL'lerde geniş kullanımları nedeniyle yaygın olarak araştırılan bir devredir. Bu tez, yeterince geniş bir ayar aralığına ve ince frekans adımlarına sahip, sayısal olarak kontrol edilen bir halka osilatörü önermektedir.
openaire +1 more source
An Overview of Phase-Locked Loop: From Fundamentals to the Frontier. [PDF]
Nguyen TVH, Pham CK.
europepmc +1 more source
CMOS Point-of-Care Diagnostics Technologies: Recent Advances and Future Prospects. [PDF]
Moeinfard T +2 more
europepmc +1 more source
A critically co-endangered feather louse <i>Forficuloecus pezopori</i> n. sp. (Phthiraptera: Philopteridae) detected through conservation intervention for the western ground parrot <i>Pezoporus flaviventris</i> (Psittaculidae). [PDF]
Martin SB +4 more
europepmc +1 more source
Comparison of various optimized architectures of DCO for ADPLL
B. Narendran, R. Parameshwaran
openaire +1 more source
A Time-Amplifier Gain Calibration Technique for ADPLL
identifier:oai:t2r2.star.titech.ac.jp ...
openaire
DESIGN AND SIMULATION OF DIGITALLY CONTROLLED OSCILLATOR OF ADPLL
C. Divya +3 more
openaire +1 more source

