Results 81 to 90 of about 55,100,936 (115)
CMOS Point-of-Care Diagnostics Technologies: Recent Advances and Future Prospects. [PDF]
Micromachines (Basel)Moeinfard T +2 more
europepmc +1 more source
High Speed All Digital Phase-Locked Loop
, 2014 摘要 本篇論文描述一個高速全數位鎖相迴路的架構與設計，使用取樣編碼方式，能在四個參考週期內決定DCO操作模式及輸入信號在十六組頻率區段中的位置並局部修改演算流程與DCO設計，使本電路具有較快的搜尋速度、較短的鎖定時間、較小的Phase Jitter，並可操作在極高的頻率。架構中可分為數位控制振盪器，頻率偵測器、相位偵測器、UP/DN Counter、控制單元、啟動電路、取樣電路、編碼電路、位元指標器、除頻器及相位選擇器等十一個部分。操作程序可分為頻率獲取、相位獲取 ...
You, Rung-Hau, 游榮豪
core
Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558), 2002 In this paper a new architecture for all digital phase locked loop (ADPLL) is proposed The new architecture is based on the ADPLL architecture proposed by Motorola in 1995 but modified in some block A new binary search decision scheme was used to accelerate the frequency acquisition process.
null Kuo-Hsing Cheng, null Yu-Jung Chen
openaire +2 more sources
Some of the next articles are maybe not open access.
Related searches:
Related searches:
Design of power efficient All Digital Phase Locked Loop (ADPLL)
2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 2016This paper presents a power efficient design of All Digital Phase Locked Loop (ADPLL). The proposed ADPLL uses power optimized digital loop filter instead of the conventional one. The power optimization of digital loop filter is carried out with the aid of clock gating technique without degrading the performance of the overall system.
Nitesh Tripathi, Sambhu Nath Pradhan
openaire +3 more sources
An all-digital phase-locked loop (ADPLL)-based clock recovery circuit
IEEE Journal of Solid-State Circuits, 1999A new algorithm for all-digital phase-locked loops (ADPLL) with fast acquisition and large pulling range is presented in this paper. Based on the proposed algorithm, portable cell-based implementations for clock recovery with functions of a frequency synthesizer and on-chip clock generator are completed by standard cell.
Terng-Yin Hsu +2 more
openaire +4 more sources
Design and simulation of FPGA based all digital phase locked loop (ADPLL)
2017 3rd International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT), 2017Phase locked loops are most widely used in communication systems. Most of the PLL's that are used currently are hybrid type PLL's, where only the phase detectors are digital where as voltage controlled oscillators and loop filters are analog. This article presents an all digital approach for the design, simulation, Synthesis, and implementation of FPGA
Shruti Edway, R K Manjunath
openaire +3 more sources
All-Digital Phase Locked Loop (ADPLL) with an up-down counter using Simulink
2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 2017The concept of an All Digital Phase Locked Loop (ADPLL) with an up-down counter is conceived and presented here. The phase error of a Phase Detector (PD) in a Digital PLL is delivered in bits. The proposed structure enlists an Up-Down Counter to convert this phase error into a suitable input for the Digitally Controlled Oscillator (DCO).
V. Vaithianathan +3 more
openaire +3 more sources
Capacitive Boosted Ring Oscillators for All-Digital Phase-Locked Loops (ADPLLs)
Journal of Circuits, Systems and Computers, 2021Ring oscillator (RO)-based digital phase-locked loops (DPLLs) are very attractive for system-on-chip applications due to their tuning range, good phase noise property but suffer from compactness and power requirements. In this work, the concept of capacitive boosting as one of the key solutions which enhances the amplitude of oscillations of the RO is
Vikas Balikai, Harish Kittur
openaire +1 more source
A CMOS implementation of controller based all digital phase locked loop (ADPLL)
Circuit World, 2020Purpose Biomedical radio frequency (RF) transceivers require miniaturized forms with long battery life and low power consumption. The medical implant communication service (MICS) band in the frequency range of 402–405 MHz is widely used for medical RF transceivers because the MICS band signals have reasonable propagation characteristics and are suited
Vikas Balikai, Harish Kittur
openaire +1 more source